entry.S 25.9 KB
Newer Older
Catalin Marinas's avatar
Catalin Marinas committed
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
/*
 * Low-level exception handling code
 *
 * Copyright (C) 2012 ARM Ltd.
 * Authors:	Catalin Marinas <catalin.marinas@arm.com>
 *		Will Deacon <will.deacon@arm.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

21
#include <linux/arm-smccc.h>
Catalin Marinas's avatar
Catalin Marinas committed
22
23
24
#include <linux/init.h>
#include <linux/linkage.h>

25
#include <asm/alternative.h>
Catalin Marinas's avatar
Catalin Marinas committed
26
27
#include <asm/assembler.h>
#include <asm/asm-offsets.h>
28
#include <asm/cpufeature.h>
Catalin Marinas's avatar
Catalin Marinas committed
29
#include <asm/errno.h>
30
#include <asm/esr.h>
31
#include <asm/irq.h>
32
33
#include <asm/memory.h>
#include <asm/mmu.h>
34
#include <asm/processor.h>
35
#include <asm/ptrace.h>
Catalin Marinas's avatar
Catalin Marinas committed
36
#include <asm/thread_info.h>
Al Viro's avatar
Al Viro committed
37
#include <asm/asm-uaccess.h>
Catalin Marinas's avatar
Catalin Marinas committed
38
39
#include <asm/unistd.h>

Larry Bassel's avatar
Larry Bassel committed
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
/*
 * Context tracking subsystem.  Used to instrument transitions
 * between user and kernel mode.
 */
	.macro ct_user_exit, syscall = 0
#ifdef CONFIG_CONTEXT_TRACKING
	bl	context_tracking_user_exit
	.if \syscall == 1
	/*
	 * Save/restore needed during syscalls.  Restore syscall arguments from
	 * the values already saved on stack during kernel_entry.
	 */
	ldp	x0, x1, [sp]
	ldp	x2, x3, [sp, #S_X2]
	ldp	x4, x5, [sp, #S_X4]
	ldp	x6, x7, [sp, #S_X6]
	.endif
#endif
	.endm

	.macro ct_user_enter
#ifdef CONFIG_CONTEXT_TRACKING
	bl	context_tracking_user_enter
#endif
	.endm

Catalin Marinas's avatar
Catalin Marinas committed
66
67
68
69
70
71
72
73
74
/*
 * Bad Abort numbers
 *-----------------
 */
#define BAD_SYNC	0
#define BAD_IRQ		1
#define BAD_FIQ		2
#define BAD_ERROR	3

75
	.macro kernel_ventry, el, label, regsize = 64
76
	.align 7
77
#ifdef CONFIG_UNMAP_KERNEL_AT_EL0
78
alternative_if ARM64_UNMAP_KERNEL_AT_EL0
79
80
81
82
83
84
85
86
	.if	\el == 0
	.if	\regsize == 64
	mrs	x30, tpidrro_el0
	msr	tpidrro_el0, xzr
	.else
	mov	x30, xzr
	.endif
	.endif
87
alternative_else_nop_endif
88
89
#endif

90
	sub	sp, sp, #S_FRAME_SIZE
91
92
93
94
95
96
97
98
99
100
#ifdef CONFIG_VMAP_STACK
	/*
	 * Test whether the SP has overflowed, without corrupting a GPR.
	 * Task and IRQ stacks are aligned to (1 << THREAD_SHIFT).
	 */
	add	sp, sp, x0			// sp' = sp + x0
	sub	x0, sp, x0			// x0' = sp' - x0 = (sp + x0) - x0 = sp
	tbnz	x0, #THREAD_SHIFT, 0f
	sub	x0, sp, x0			// x0'' = sp' - x0' = (sp + x0) - sp = x0
	sub	sp, sp, x0			// sp'' = sp' - x0 = (sp + x0) - x0 = sp
101
	b	el\()\el\()_\label
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132

0:
	/*
	 * Either we've just detected an overflow, or we've taken an exception
	 * while on the overflow stack. Either way, we won't return to
	 * userspace, and can clobber EL0 registers to free up GPRs.
	 */

	/* Stash the original SP (minus S_FRAME_SIZE) in tpidr_el0. */
	msr	tpidr_el0, x0

	/* Recover the original x0 value and stash it in tpidrro_el0 */
	sub	x0, sp, x0
	msr	tpidrro_el0, x0

	/* Switch to the overflow stack */
	adr_this_cpu sp, overflow_stack + OVERFLOW_STACK_SIZE, x0

	/*
	 * Check whether we were already on the overflow stack. This may happen
	 * after panic() re-enables interrupts.
	 */
	mrs	x0, tpidr_el0			// sp of interrupted context
	sub	x0, sp, x0			// delta with top of overflow stack
	tst	x0, #~(OVERFLOW_STACK_SIZE - 1)	// within range?
	b.ne	__bad_stack			// no? -> bad stack pointer

	/* We were already on the overflow stack. Restore sp/x0 and carry on. */
	sub	sp, sp, x0
	mrs	x0, tpidrro_el0
#endif
133
	b	el\()\el\()_\label
134
135
	.endm

136
137
138
139
140
	.macro tramp_alias, dst, sym
	mov_q	\dst, TRAMP_VALIAS
	add	\dst, \dst, #(\sym - .entry.tramp.text)
	.endm

141
142
	// This macro corrupts x0-x3. It is the caller's duty
	// to save/restore them if required.
143
	.macro	apply_ssbd, state, targ, tmp1, tmp2
144
#ifdef CONFIG_ARM64_SSBD
145
146
	ldr_this_cpu	\tmp2, arm64_ssbd_callback_required, \tmp1
	cbz	\tmp2, \targ
147
148
149
150
151
152
153
154
	mov	w0, #ARM_SMCCC_ARCH_WORKAROUND_2
	mov	w1, #\state
alternative_cb	arm64_update_smccc_conduit
	nop					// Patched to SMC/HVC #0
alternative_cb_end
#endif
	.endm

155
	.macro	kernel_entry, el, regsize = 64
Catalin Marinas's avatar
Catalin Marinas committed
156
157
158
	.if	\regsize == 32
	mov	w0, w0				// zero upper 32 bits of x0
	.endif
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
	stp	x0, x1, [sp, #16 * 0]
	stp	x2, x3, [sp, #16 * 1]
	stp	x4, x5, [sp, #16 * 2]
	stp	x6, x7, [sp, #16 * 3]
	stp	x8, x9, [sp, #16 * 4]
	stp	x10, x11, [sp, #16 * 5]
	stp	x12, x13, [sp, #16 * 6]
	stp	x14, x15, [sp, #16 * 7]
	stp	x16, x17, [sp, #16 * 8]
	stp	x18, x19, [sp, #16 * 9]
	stp	x20, x21, [sp, #16 * 10]
	stp	x22, x23, [sp, #16 * 11]
	stp	x24, x25, [sp, #16 * 12]
	stp	x26, x27, [sp, #16 * 13]
	stp	x28, x29, [sp, #16 * 14]

Catalin Marinas's avatar
Catalin Marinas committed
175
176
	.if	\el == 0
	mrs	x21, sp_el0
177
178
	ldr_this_cpu	tsk, __entry_task, x20	// Ensure MDSCR_EL1.SS is clear,
	ldr	x19, [tsk, #TSK_TI_FLAGS]	// since we can unmask debug
179
	disable_step_tsk x19, x20		// exceptions when scheduling.
180

181
	apply_ssbd 1, 1f, x22, x23
182
183
184
185
186

#ifdef CONFIG_ARM64_SSBD
	ldp	x0, x1, [sp, #16 * 0]
	ldp	x2, x3, [sp, #16 * 1]
#endif
187
1:
188

189
	mov	x29, xzr			// fp pointed to user-space
Catalin Marinas's avatar
Catalin Marinas committed
190
191
	.else
	add	x21, sp, #S_FRAME_SIZE
192
	get_thread_info tsk
193
	/* Save the task's original addr_limit and set USER_DS */
194
	ldr	x20, [tsk, #TSK_TI_ADDR_LIMIT]
195
	str	x20, [sp, #S_ORIG_ADDR_LIMIT]
196
	mov	x20, #USER_DS
197
	str	x20, [tsk, #TSK_TI_ADDR_LIMIT]
198
	/* No need to reset PSTATE.UAO, hardware's already set it to 0 for us */
199
	.endif /* \el == 0 */
Catalin Marinas's avatar
Catalin Marinas committed
200
201
202
	mrs	x22, elr_el1
	mrs	x23, spsr_el1
	stp	lr, x21, [sp, #S_LR]
203

204
205
206
207
208
209
210
211
212
213
214
215
	/*
	 * In order to be able to dump the contents of struct pt_regs at the
	 * time the exception was taken (in case we attempt to walk the call
	 * stack later), chain it together with the stack frames.
	 */
	.if \el == 0
	stp	xzr, xzr, [sp, #S_STACKFRAME]
	.else
	stp	x29, x22, [sp, #S_STACKFRAME]
	.endif
	add	x29, sp, #S_STACKFRAME

216
217
218
219
220
221
222
223
224
225
226
227
228
229
#ifdef CONFIG_ARM64_SW_TTBR0_PAN
	/*
	 * Set the TTBR0 PAN bit in SPSR. When the exception is taken from
	 * EL0, there is no need to check the state of TTBR0_EL1 since
	 * accesses are always enabled.
	 * Note that the meaning of this bit differs from the ARMv8.1 PAN
	 * feature as all TTBR0_EL1 accesses are disabled, not just those to
	 * user mappings.
	 */
alternative_if ARM64_HAS_PAN
	b	1f				// skip TTBR0 PAN
alternative_else_nop_endif

	.if	\el != 0
230
	mrs	x21, ttbr0_el1
231
	tst	x21, #TTBR_ASID_MASK		// Check for the reserved ASID
232
233
234
235
236
237
238
239
240
	orr	x23, x23, #PSR_PAN_BIT		// Set the emulated PAN in the saved SPSR
	b.eq	1f				// TTBR0 access already disabled
	and	x23, x23, #~PSR_PAN_BIT		// Clear the emulated PAN in the saved SPSR
	.endif

	__uaccess_ttbr0_disable x21
1:
#endif

Catalin Marinas's avatar
Catalin Marinas committed
241
242
	stp	x22, x23, [sp, #S_PC]

243
	/* Not in a syscall by default (el0_svc overwrites for real syscall) */
Catalin Marinas's avatar
Catalin Marinas committed
244
	.if	\el == 0
245
	mov	w21, #NO_SYSCALL
246
	str	w21, [sp, #S_SYSCALLNO]
Catalin Marinas's avatar
Catalin Marinas committed
247
248
	.endif

249
250
251
252
253
254
255
	/*
	 * Set sp_el0 to current thread_info.
	 */
	.if	\el == 0
	msr	sp_el0, tsk
	.endif

Catalin Marinas's avatar
Catalin Marinas committed
256
257
258
259
260
261
262
263
264
	/*
	 * Registers that may be useful after this macro is invoked:
	 *
	 * x21 - aborted SP
	 * x22 - aborted PC
	 * x23 - aborted PSTATE
	*/
	.endm

265
	.macro	kernel_exit, el
266
267
268
	.if	\el != 0
	/* Restore the task's original addr_limit. */
	ldr	x20, [sp, #S_ORIG_ADDR_LIMIT]
269
	str	x20, [tsk, #TSK_TI_ADDR_LIMIT]
270
271
272
273

	/* No need to restore UAO, it will be restored from SPSR_EL1 */
	.endif

Catalin Marinas's avatar
Catalin Marinas committed
274
275
	ldp	x21, x22, [sp, #S_PC]		// load ELR, SPSR
	.if	\el == 0
Larry Bassel's avatar
Larry Bassel committed
276
	ct_user_enter
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
	.endif

#ifdef CONFIG_ARM64_SW_TTBR0_PAN
	/*
	 * Restore access to TTBR0_EL1. If returning to EL0, no need for SPSR
	 * PAN bit checking.
	 */
alternative_if ARM64_HAS_PAN
	b	2f				// skip TTBR0 PAN
alternative_else_nop_endif

	.if	\el != 0
	tbnz	x22, #22, 1f			// Skip re-enabling TTBR0 access if the PSR_PAN_BIT is set
	.endif

292
	__uaccess_ttbr0_enable x0, x1
293
294
295
296
297
298
299
300

	.if	\el == 0
	/*
	 * Enable errata workarounds only if returning to user. The only
	 * workaround currently required for TTBR0_EL1 changes are for the
	 * Cavium erratum 27456 (broadcast TLBI instructions may cause I-cache
	 * corruption).
	 */
301
	bl	post_ttbr_update_workaround
302
303
304
305
306
307
308
309
310
	.endif
1:
	.if	\el != 0
	and	x22, x22, #~PSR_PAN_BIT		// ARMv8.0 CPUs do not understand this bit
	.endif
2:
#endif

	.if	\el == 0
Catalin Marinas's avatar
Catalin Marinas committed
311
	ldr	x23, [sp, #S_SP]		// load return stack pointer
312
	msr	sp_el0, x23
313
314
315
	tst	x22, #PSR_MODE32_BIT		// native task?
	b.eq	3f

316
#ifdef CONFIG_ARM64_ERRATUM_845719
Mark Rutland's avatar
Mark Rutland committed
317
alternative_if ARM64_WORKAROUND_845719
318
319
320
#ifdef CONFIG_PID_IN_CONTEXTIDR
	mrs	x29, contextidr_el1
	msr	contextidr_el1, x29
321
#else
322
	msr contextidr_el1, xzr
323
#endif
Mark Rutland's avatar
Mark Rutland committed
324
alternative_else_nop_endif
325
#endif
326
3:
327
328
	apply_ssbd 0, 5f, x0, x1
5:
Catalin Marinas's avatar
Catalin Marinas committed
329
	.endif
330

331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
	msr	elr_el1, x21			// set up the return data
	msr	spsr_el1, x22
	ldp	x0, x1, [sp, #16 * 0]
	ldp	x2, x3, [sp, #16 * 1]
	ldp	x4, x5, [sp, #16 * 2]
	ldp	x6, x7, [sp, #16 * 3]
	ldp	x8, x9, [sp, #16 * 4]
	ldp	x10, x11, [sp, #16 * 5]
	ldp	x12, x13, [sp, #16 * 6]
	ldp	x14, x15, [sp, #16 * 7]
	ldp	x16, x17, [sp, #16 * 8]
	ldp	x18, x19, [sp, #16 * 9]
	ldp	x20, x21, [sp, #16 * 10]
	ldp	x22, x23, [sp, #16 * 11]
	ldp	x24, x25, [sp, #16 * 12]
	ldp	x26, x27, [sp, #16 * 13]
	ldp	x28, x29, [sp, #16 * 14]
	ldr	lr, [sp, #S_LR]
	add	sp, sp, #S_FRAME_SIZE		// restore sp
350
351

	.if	\el == 0
352
353
alternative_insn eret, nop, ARM64_UNMAP_KERNEL_AT_EL0
#ifdef CONFIG_UNMAP_KERNEL_AT_EL0
354
355
356
357
358
359
360
	bne	4f
	msr	far_el1, x30
	tramp_alias	x30, tramp_exit_native
	br	x30
4:
	tramp_alias	x30, tramp_exit_compat
	br	x30
361
#endif
362
363
364
	.else
	eret
	.endif
Catalin Marinas's avatar
Catalin Marinas committed
365
366
	.endm

367
	.macro	irq_stack_entry
368
369
370
	mov	x19, sp			// preserve the original sp

	/*
371
372
373
	 * Compare sp with the base of the task stack.
	 * If the top ~(THREAD_SIZE - 1) bits match, we are on a task stack,
	 * and should switch to the irq stack.
374
	 */
375
376
377
378
	ldr	x25, [tsk, TSK_STACK]
	eor	x25, x25, x19
	and	x25, x25, #~(THREAD_SIZE - 1)
	cbnz	x25, 9998f
379

Mark Rutland's avatar
Mark Rutland committed
380
	ldr_this_cpu x25, irq_stack_ptr, x26
381
	mov	x26, #IRQ_STACK_SIZE
382
	add	x26, x25, x26
383
384

	/* switch to the irq stack */
385
386
387
388
389
390
391
392
393
394
395
396
	mov	sp, x26
9998:
	.endm

	/*
	 * x19 should be preserved between irq_stack_entry and
	 * irq_stack_exit.
	 */
	.macro	irq_stack_exit
	mov	sp, x19
	.endm

Catalin Marinas's avatar
Catalin Marinas committed
397
398
399
400
401
402
/*
 * These are the registers used in the syscall handler, and allow us to
 * have in theory up to 7 arguments to a function - x0 to x6.
 *
 * x7 is reserved for the system call number in 32-bit mode.
 */
403
wsc_nr	.req	w25		// number of system calls
404
xsc_nr	.req	x25		// number of system calls (zero-extended)
405
406
wscno	.req	w26		// syscall number
xscno	.req	x26		// syscall number (zero-extended)
Catalin Marinas's avatar
Catalin Marinas committed
407
408
409
410
411
412
413
stbl	.req	x27		// syscall table pointer
tsk	.req	x28		// current thread_info

/*
 * Interrupt handling.
 */
	.macro	irq_handler
414
	ldr_l	x1, handle_arch_irq
Catalin Marinas's avatar
Catalin Marinas committed
415
	mov	x0, sp
416
	irq_stack_entry
Catalin Marinas's avatar
Catalin Marinas committed
417
	blr	x1
418
	irq_stack_exit
Catalin Marinas's avatar
Catalin Marinas committed
419
420
421
422
423
424
425
	.endm

	.text

/*
 * Exception vectors.
 */
426
	.pushsection ".entry.text", "ax"
Catalin Marinas's avatar
Catalin Marinas committed
427
428
429

	.align	11
ENTRY(vectors)
430
431
432
433
	kernel_ventry	1, sync_invalid			// Synchronous EL1t
	kernel_ventry	1, irq_invalid			// IRQ EL1t
	kernel_ventry	1, fiq_invalid			// FIQ EL1t
	kernel_ventry	1, error_invalid		// Error EL1t
Catalin Marinas's avatar
Catalin Marinas committed
434

435
436
437
438
	kernel_ventry	1, sync				// Synchronous EL1h
	kernel_ventry	1, irq				// IRQ EL1h
	kernel_ventry	1, fiq_invalid			// FIQ EL1h
	kernel_ventry	1, error_invalid		// Error EL1h
Catalin Marinas's avatar
Catalin Marinas committed
439

440
441
442
443
	kernel_ventry	0, sync				// Synchronous 64-bit EL0
	kernel_ventry	0, irq				// IRQ 64-bit EL0
	kernel_ventry	0, fiq_invalid			// FIQ 64-bit EL0
	kernel_ventry	0, error_invalid		// Error 64-bit EL0
Catalin Marinas's avatar
Catalin Marinas committed
444
445

#ifdef CONFIG_COMPAT
446
447
448
449
	kernel_ventry	0, sync_compat, 32		// Synchronous 32-bit EL0
	kernel_ventry	0, irq_compat, 32		// IRQ 32-bit EL0
	kernel_ventry	0, fiq_invalid_compat, 32	// FIQ 32-bit EL0
	kernel_ventry	0, error_invalid_compat, 32	// Error 32-bit EL0
Catalin Marinas's avatar
Catalin Marinas committed
450
#else
451
452
453
454
	kernel_ventry	0, sync_invalid, 32		// Synchronous 32-bit EL0
	kernel_ventry	0, irq_invalid, 32		// IRQ 32-bit EL0
	kernel_ventry	0, fiq_invalid, 32		// FIQ 32-bit EL0
	kernel_ventry	0, error_invalid, 32		// Error 32-bit EL0
Catalin Marinas's avatar
Catalin Marinas committed
455
456
457
#endif
END(vectors)

458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
#ifdef CONFIG_VMAP_STACK
	/*
	 * We detected an overflow in kernel_ventry, which switched to the
	 * overflow stack. Stash the exception regs, and head to our overflow
	 * handler.
	 */
__bad_stack:
	/* Restore the original x0 value */
	mrs	x0, tpidrro_el0

	/*
	 * Store the original GPRs to the new stack. The orginal SP (minus
	 * S_FRAME_SIZE) was stashed in tpidr_el0 by kernel_ventry.
	 */
	sub	sp, sp, #S_FRAME_SIZE
	kernel_entry 1
	mrs	x0, tpidr_el0
	add	x0, x0, #S_FRAME_SIZE
	str	x0, [sp, #S_SP]

	/* Stash the regs for handle_bad_stack */
	mov	x0, sp

	/* Time to die */
	bl	handle_bad_stack
	ASM_BUG()
#endif /* CONFIG_VMAP_STACK */

Catalin Marinas's avatar
Catalin Marinas committed
486
487
488
489
/*
 * Invalid mode handlers
 */
	.macro	inv_entry, el, reason, regsize = 64
490
	kernel_entry \el, \regsize
Catalin Marinas's avatar
Catalin Marinas committed
491
492
493
	mov	x0, sp
	mov	x1, #\reason
	mrs	x2, esr_el1
494
495
	bl	bad_mode
	ASM_BUG()
Catalin Marinas's avatar
Catalin Marinas committed
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
	.endm

el0_sync_invalid:
	inv_entry 0, BAD_SYNC
ENDPROC(el0_sync_invalid)

el0_irq_invalid:
	inv_entry 0, BAD_IRQ
ENDPROC(el0_irq_invalid)

el0_fiq_invalid:
	inv_entry 0, BAD_FIQ
ENDPROC(el0_fiq_invalid)

el0_error_invalid:
	inv_entry 0, BAD_ERROR
ENDPROC(el0_error_invalid)

#ifdef CONFIG_COMPAT
el0_fiq_invalid_compat:
	inv_entry 0, BAD_FIQ, 32
ENDPROC(el0_fiq_invalid_compat)

el0_error_invalid_compat:
	inv_entry 0, BAD_ERROR, 32
ENDPROC(el0_error_invalid_compat)
#endif

el1_sync_invalid:
	inv_entry 1, BAD_SYNC
ENDPROC(el1_sync_invalid)

el1_irq_invalid:
	inv_entry 1, BAD_IRQ
ENDPROC(el1_irq_invalid)

el1_fiq_invalid:
	inv_entry 1, BAD_FIQ
ENDPROC(el1_fiq_invalid)

el1_error_invalid:
	inv_entry 1, BAD_ERROR
ENDPROC(el1_error_invalid)

/*
 * EL1 mode handlers.
 */
	.align	6
el1_sync:
	kernel_entry 1
	mrs	x1, esr_el1			// read the syndrome register
Mark Rutland's avatar
Mark Rutland committed
547
548
	lsr	x24, x1, #ESR_ELx_EC_SHIFT	// exception class
	cmp	x24, #ESR_ELx_EC_DABT_CUR	// data abort in EL1
Catalin Marinas's avatar
Catalin Marinas committed
549
	b.eq	el1_da
550
551
	cmp	x24, #ESR_ELx_EC_IABT_CUR	// instruction abort in EL1
	b.eq	el1_ia
Mark Rutland's avatar
Mark Rutland committed
552
	cmp	x24, #ESR_ELx_EC_SYS64		// configurable trap
Catalin Marinas's avatar
Catalin Marinas committed
553
	b.eq	el1_undef
Mark Rutland's avatar
Mark Rutland committed
554
	cmp	x24, #ESR_ELx_EC_SP_ALIGN	// stack alignment exception
Catalin Marinas's avatar
Catalin Marinas committed
555
	b.eq	el1_sp_pc
Mark Rutland's avatar
Mark Rutland committed
556
	cmp	x24, #ESR_ELx_EC_PC_ALIGN	// pc alignment exception
Catalin Marinas's avatar
Catalin Marinas committed
557
	b.eq	el1_sp_pc
Mark Rutland's avatar
Mark Rutland committed
558
	cmp	x24, #ESR_ELx_EC_UNKNOWN	// unknown exception in EL1
Catalin Marinas's avatar
Catalin Marinas committed
559
	b.eq	el1_undef
Mark Rutland's avatar
Mark Rutland committed
560
	cmp	x24, #ESR_ELx_EC_BREAKPT_CUR	// debug exception in EL1
Catalin Marinas's avatar
Catalin Marinas committed
561
562
	b.ge	el1_dbg
	b	el1_inv
563
564
565
566
567

el1_ia:
	/*
	 * Fall through to the Data abort case
	 */
Catalin Marinas's avatar
Catalin Marinas committed
568
569
570
571
el1_da:
	/*
	 * Data abort handling
	 */
572
	mrs	x3, far_el1
573
	enable_dbg
Catalin Marinas's avatar
Catalin Marinas committed
574
575
576
577
	// re-enable interrupts if they were enabled in the aborted context
	tbnz	x23, #7, 1f			// PSR_I_BIT
	enable_irq
1:
578
	clear_address_tag x0, x3
Catalin Marinas's avatar
Catalin Marinas committed
579
580
581
582
583
584
585
586
587
588
589
	mov	x2, sp				// struct pt_regs
	bl	do_mem_abort

	// disable interrupts before pulling preserved data off the stack
	disable_irq
	kernel_exit 1
el1_sp_pc:
	/*
	 * Stack or PC alignment exception handling
	 */
	mrs	x0, far_el1
590
	enable_dbg
Catalin Marinas's avatar
Catalin Marinas committed
591
	mov	x2, sp
592
593
	bl	do_sp_pc_abort
	ASM_BUG()
Catalin Marinas's avatar
Catalin Marinas committed
594
595
596
597
el1_undef:
	/*
	 * Undefined instruction
	 */
598
	enable_dbg
Catalin Marinas's avatar
Catalin Marinas committed
599
	mov	x0, sp
600
601
	bl	do_undefinstr
	ASM_BUG()
Catalin Marinas's avatar
Catalin Marinas committed
602
603
604
605
el1_dbg:
	/*
	 * Debug exception handling
	 */
Mark Rutland's avatar
Mark Rutland committed
606
	cmp	x24, #ESR_ELx_EC_BRK64		// if BRK64
607
	cinc	x24, x24, eq			// set bit '0'
Catalin Marinas's avatar
Catalin Marinas committed
608
609
610
611
612
613
614
	tbz	x24, #0, el1_inv		// EL1 only
	mrs	x0, far_el1
	mov	x2, sp				// struct pt_regs
	bl	do_debug_exception
	kernel_exit 1
el1_inv:
	// TODO: add support for undefined instructions in kernel mode
615
	enable_dbg
Catalin Marinas's avatar
Catalin Marinas committed
616
	mov	x0, sp
617
	mov	x2, x1
Catalin Marinas's avatar
Catalin Marinas committed
618
	mov	x1, #BAD_SYNC
619
620
	bl	bad_mode
	ASM_BUG()
Catalin Marinas's avatar
Catalin Marinas committed
621
622
623
624
625
ENDPROC(el1_sync)

	.align	6
el1_irq:
	kernel_entry 1
626
	enable_dbg
Catalin Marinas's avatar
Catalin Marinas committed
627
628
629
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_off
#endif
630

Catalin Marinas's avatar
Catalin Marinas committed
631
	irq_handler
632

Catalin Marinas's avatar
Catalin Marinas committed
633
#ifdef CONFIG_PREEMPT
634
	ldr	w24, [tsk, #TSK_TI_PREEMPT]	// get preempt count
635
	cbnz	w24, 1f				// preempt count != 0
636
	ldr	x0, [tsk, #TSK_TI_FLAGS]	// get flags
Catalin Marinas's avatar
Catalin Marinas committed
637
638
639
640
641
642
643
644
645
646
647
648
649
	tbz	x0, #TIF_NEED_RESCHED, 1f	// needs rescheduling?
	bl	el1_preempt
1:
#endif
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_on
#endif
	kernel_exit 1
ENDPROC(el1_irq)

#ifdef CONFIG_PREEMPT
el1_preempt:
	mov	x24, lr
650
1:	bl	preempt_schedule_irq		// irq en/disable is done inside
651
	ldr	x0, [tsk, #TSK_TI_FLAGS]	// get new tasks TI_FLAGS
Catalin Marinas's avatar
Catalin Marinas committed
652
653
654
655
656
657
658
659
660
661
662
	tbnz	x0, #TIF_NEED_RESCHED, 1b	// needs rescheduling?
	ret	x24
#endif

/*
 * EL0 mode handlers.
 */
	.align	6
el0_sync:
	kernel_entry 0
	mrs	x25, esr_el1			// read the syndrome register
Mark Rutland's avatar
Mark Rutland committed
663
664
	lsr	x24, x25, #ESR_ELx_EC_SHIFT	// exception class
	cmp	x24, #ESR_ELx_EC_SVC64		// SVC in 64-bit state
Catalin Marinas's avatar
Catalin Marinas committed
665
	b.eq	el0_svc
Mark Rutland's avatar
Mark Rutland committed
666
	cmp	x24, #ESR_ELx_EC_DABT_LOW	// data abort in EL0
Catalin Marinas's avatar
Catalin Marinas committed
667
	b.eq	el0_da
Mark Rutland's avatar
Mark Rutland committed
668
	cmp	x24, #ESR_ELx_EC_IABT_LOW	// instruction abort in EL0
Catalin Marinas's avatar
Catalin Marinas committed
669
	b.eq	el0_ia
Mark Rutland's avatar
Mark Rutland committed
670
	cmp	x24, #ESR_ELx_EC_FP_ASIMD	// FP/ASIMD access
Catalin Marinas's avatar
Catalin Marinas committed
671
	b.eq	el0_fpsimd_acc
Mark Rutland's avatar
Mark Rutland committed
672
	cmp	x24, #ESR_ELx_EC_FP_EXC64	// FP/ASIMD exception
Catalin Marinas's avatar
Catalin Marinas committed
673
	b.eq	el0_fpsimd_exc
Mark Rutland's avatar
Mark Rutland committed
674
	cmp	x24, #ESR_ELx_EC_SYS64		// configurable trap
675
	b.eq	el0_sys
Mark Rutland's avatar
Mark Rutland committed
676
	cmp	x24, #ESR_ELx_EC_SP_ALIGN	// stack alignment exception
Catalin Marinas's avatar
Catalin Marinas committed
677
	b.eq	el0_sp_pc
Mark Rutland's avatar
Mark Rutland committed
678
	cmp	x24, #ESR_ELx_EC_PC_ALIGN	// pc alignment exception
Catalin Marinas's avatar
Catalin Marinas committed
679
	b.eq	el0_sp_pc
Mark Rutland's avatar
Mark Rutland committed
680
	cmp	x24, #ESR_ELx_EC_UNKNOWN	// unknown exception in EL0
Catalin Marinas's avatar
Catalin Marinas committed
681
	b.eq	el0_undef
Mark Rutland's avatar
Mark Rutland committed
682
	cmp	x24, #ESR_ELx_EC_BREAKPT_LOW	// debug exception in EL0
Catalin Marinas's avatar
Catalin Marinas committed
683
684
685
686
687
688
689
690
	b.ge	el0_dbg
	b	el0_inv

#ifdef CONFIG_COMPAT
	.align	6
el0_sync_compat:
	kernel_entry 0, 32
	mrs	x25, esr_el1			// read the syndrome register
Mark Rutland's avatar
Mark Rutland committed
691
692
	lsr	x24, x25, #ESR_ELx_EC_SHIFT	// exception class
	cmp	x24, #ESR_ELx_EC_SVC32		// SVC in 32-bit state
Catalin Marinas's avatar
Catalin Marinas committed
693
	b.eq	el0_svc_compat
Mark Rutland's avatar
Mark Rutland committed
694
	cmp	x24, #ESR_ELx_EC_DABT_LOW	// data abort in EL0
Catalin Marinas's avatar
Catalin Marinas committed
695
	b.eq	el0_da
Mark Rutland's avatar
Mark Rutland committed
696
	cmp	x24, #ESR_ELx_EC_IABT_LOW	// instruction abort in EL0
Catalin Marinas's avatar
Catalin Marinas committed
697
	b.eq	el0_ia
Mark Rutland's avatar
Mark Rutland committed
698
	cmp	x24, #ESR_ELx_EC_FP_ASIMD	// FP/ASIMD access
Catalin Marinas's avatar
Catalin Marinas committed
699
	b.eq	el0_fpsimd_acc
Mark Rutland's avatar
Mark Rutland committed
700
	cmp	x24, #ESR_ELx_EC_FP_EXC32	// FP/ASIMD exception
Catalin Marinas's avatar
Catalin Marinas committed
701
	b.eq	el0_fpsimd_exc
702
703
	cmp	x24, #ESR_ELx_EC_PC_ALIGN	// pc alignment exception
	b.eq	el0_sp_pc
Mark Rutland's avatar
Mark Rutland committed
704
	cmp	x24, #ESR_ELx_EC_UNKNOWN	// unknown exception in EL0
Catalin Marinas's avatar
Catalin Marinas committed
705
	b.eq	el0_undef
Mark Rutland's avatar
Mark Rutland committed
706
	cmp	x24, #ESR_ELx_EC_CP15_32	// CP15 MRC/MCR trap
707
	b.eq	el0_undef
Mark Rutland's avatar
Mark Rutland committed
708
	cmp	x24, #ESR_ELx_EC_CP15_64	// CP15 MRRC/MCRR trap
709
	b.eq	el0_undef
Mark Rutland's avatar
Mark Rutland committed
710
	cmp	x24, #ESR_ELx_EC_CP14_MR	// CP14 MRC/MCR trap
711
	b.eq	el0_undef
Mark Rutland's avatar
Mark Rutland committed
712
	cmp	x24, #ESR_ELx_EC_CP14_LS	// CP14 LDC/STC trap
713
	b.eq	el0_undef
Mark Rutland's avatar
Mark Rutland committed
714
	cmp	x24, #ESR_ELx_EC_CP14_64	// CP14 MRRC/MCRR trap
715
	b.eq	el0_undef
Mark Rutland's avatar
Mark Rutland committed
716
	cmp	x24, #ESR_ELx_EC_BREAKPT_LOW	// debug exception in EL0
Catalin Marinas's avatar
Catalin Marinas committed
717
718
719
720
721
722
	b.ge	el0_dbg
	b	el0_inv
el0_svc_compat:
	/*
	 * AArch32 syscall handling
	 */
723
	adrp	stbl, compat_sys_call_table	// load compat syscall table pointer
724
725
	mov	wscno, w7			// syscall number in w7 (r7)
	mov     wsc_nr, #__NR_compat_syscalls
Catalin Marinas's avatar
Catalin Marinas committed
726
727
728
729
730
731
732
733
734
735
736
737
	b	el0_svc_naked

	.align	6
el0_irq_compat:
	kernel_entry 0, 32
	b	el0_irq_naked
#endif

el0_da:
	/*
	 * Data abort handling
	 */
738
	mrs	x26, far_el1
Catalin Marinas's avatar
Catalin Marinas committed
739
	// enable interrupts before calling the main handler
740
	enable_dbg_and_irq
Larry Bassel's avatar
Larry Bassel committed
741
	ct_user_exit
742
	clear_address_tag x0, x26
Catalin Marinas's avatar
Catalin Marinas committed
743
744
	mov	x1, x25
	mov	x2, sp
745
746
	bl	do_mem_abort
	b	ret_to_user
Catalin Marinas's avatar
Catalin Marinas committed
747
748
749
750
el0_ia:
	/*
	 * Instruction abort handling
	 */
751
	mrs	x26, far_el1
752
753
754
755
	enable_dbg
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_off
#endif
Larry Bassel's avatar
Larry Bassel committed
756
	ct_user_exit
757
	mov	x0, x26
Mark Rutland's avatar
Mark Rutland committed
758
	mov	x1, x25
Catalin Marinas's avatar
Catalin Marinas committed
759
	mov	x2, sp
760
	bl	do_el0_ia_bp_hardening
761
	b	ret_to_user
Catalin Marinas's avatar
Catalin Marinas committed
762
763
764
765
el0_fpsimd_acc:
	/*
	 * Floating Point or Advanced SIMD access
	 */
766
	enable_dbg
Larry Bassel's avatar
Larry Bassel committed
767
	ct_user_exit
Catalin Marinas's avatar
Catalin Marinas committed
768
769
	mov	x0, x25
	mov	x1, sp
770
771
	bl	do_fpsimd_acc
	b	ret_to_user
Catalin Marinas's avatar
Catalin Marinas committed
772
773
774
775
el0_fpsimd_exc:
	/*
	 * Floating Point or Advanced SIMD exception
	 */
776
	enable_dbg
Larry Bassel's avatar
Larry Bassel committed
777
	ct_user_exit
Catalin Marinas's avatar
Catalin Marinas committed
778
779
	mov	x0, x25
	mov	x1, sp
780
781
	bl	do_fpsimd_exc
	b	ret_to_user
Catalin Marinas's avatar
Catalin Marinas committed
782
783
784
785
el0_sp_pc:
	/*
	 * Stack or PC alignment exception handling
	 */
786
	mrs	x26, far_el1
787
788
789
790
	enable_dbg
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_off
#endif
791
	ct_user_exit
792
	mov	x0, x26
Catalin Marinas's avatar
Catalin Marinas committed
793
794
	mov	x1, x25
	mov	x2, sp
795
796
	bl	do_sp_pc_abort
	b	ret_to_user
Catalin Marinas's avatar
Catalin Marinas committed
797
798
799
800
el0_undef:
	/*
	 * Undefined instruction
	 */
801
	// enable interrupts before calling the main handler
802
	enable_dbg_and_irq
Larry Bassel's avatar
Larry Bassel committed
803
	ct_user_exit
804
	mov	x0, sp
805
806
	bl	do_undefinstr
	b	ret_to_user
807
808
809
810
811
812
813
814
815
816
el0_sys:
	/*
	 * System instructions, for trapped cache maintenance instructions
	 */
	enable_dbg_and_irq
	ct_user_exit
	mov	x0, x25
	mov	x1, sp
	bl	do_sysinstr
	b	ret_to_user
Catalin Marinas's avatar
Catalin Marinas committed
817
818
819
820
821
822
823
824
el0_dbg:
	/*
	 * Debug exception handling
	 */
	tbnz	x24, #0, el0_inv		// EL0 only
	mrs	x0, far_el1
	mov	x1, x25
	mov	x2, sp
825
826
	bl	do_debug_exception
	enable_dbg
Larry Bassel's avatar
Larry Bassel committed
827
	ct_user_exit
828
	b	ret_to_user
Catalin Marinas's avatar
Catalin Marinas committed
829
el0_inv:
830
	enable_dbg
Larry Bassel's avatar
Larry Bassel committed
831
	ct_user_exit
Catalin Marinas's avatar
Catalin Marinas committed
832
833
	mov	x0, sp
	mov	x1, #BAD_SYNC
834
	mov	x2, x25
835
	bl	bad_el0_sync
836
	b	ret_to_user
Catalin Marinas's avatar
Catalin Marinas committed
837
838
839
840
841
842
843
844
845
846
ENDPROC(el0_sync)

	.align	6
el0_irq:
	kernel_entry 0
el0_irq_naked:
	enable_dbg
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_off
#endif
847

Larry Bassel's avatar
Larry Bassel committed
848
	ct_user_exit
849
850
851
852
853
#ifdef CONFIG_HARDEN_BRANCH_PREDICTOR
	tbz	x22, #55, 1f
	bl	do_el0_irq_bp_hardening
1:
#endif
Catalin Marinas's avatar
Catalin Marinas committed
854
	irq_handler
855

Catalin Marinas's avatar
Catalin Marinas committed
856
857
858
859
860
861
862
863
864
865
866
867
#ifdef CONFIG_TRACE_IRQFLAGS
	bl	trace_hardirqs_on
#endif
	b	ret_to_user
ENDPROC(el0_irq)

/*
 * This is the fast syscall return path.  We do as little as possible here,
 * and this includes saving x0 back into the kernel stack.
 */
ret_fast_syscall:
	disable_irq				// disable interrupts
868
	str	x0, [sp, #S_X0]			// returned x0
869
	ldr	x1, [tsk, #TSK_TI_FLAGS]	// re-check for syscall tracing
870
871
	and	x2, x1, #_TIF_SYSCALL_WORK
	cbnz	x2, ret_fast_syscall_trace
Catalin Marinas's avatar
Catalin Marinas committed
872
	and	x2, x1, #_TIF_WORK_MASK
873
	cbnz	x2, work_pending
874
	enable_step_tsk x1, x2
875
	kernel_exit 0
876
877
ret_fast_syscall_trace:
	enable_irq				// enable interrupts
878
	b	__sys_trace_return_skipped	// we already saved x0
Catalin Marinas's avatar
Catalin Marinas committed
879
880
881
882
883
884
885

/*
 * Ok, we need to do extra processing, enter the slow path.
 */
work_pending:
	mov	x0, sp				// 'regs'
	bl	do_notify_resume
886
#ifdef CONFIG_TRACE_IRQFLAGS
887
	bl	trace_hardirqs_on		// enabled while in userspace
888
#endif
889
	ldr	x1, [tsk, #TSK_TI_FLAGS]	// re-check for single-step
890
	b	finish_ret_to_user
Catalin Marinas's avatar
Catalin Marinas committed
891
892
893
/*
 * "slow" syscall return path.
 */
894
ret_to_user:
Catalin Marinas's avatar
Catalin Marinas committed
895
	disable_irq				// disable interrupts
896
	ldr	x1, [tsk, #TSK_TI_FLAGS]
Catalin Marinas's avatar
Catalin Marinas committed
897
898
	and	x2, x1, #_TIF_WORK_MASK
	cbnz	x2, work_pending
899
finish_ret_to_user:
900
	enable_step_tsk x1, x2
901
	kernel_exit 0
Catalin Marinas's avatar
Catalin Marinas committed
902
903
904
905
906
907
908
909
ENDPROC(ret_to_user)

/*
 * SVC handler.
 */
	.align	6
el0_svc:
	adrp	stbl, sys_call_table		// load syscall table pointer
910
911
	mov	wscno, w8			// syscall number in w8
	mov	wsc_nr, #__NR_syscalls
Catalin Marinas's avatar
Catalin Marinas committed
912
el0_svc_naked:					// compat entry point
913
	stp	x0, xscno, [sp, #S_ORIG_X0]	// save the original x0 and syscall number
914
	enable_dbg_and_irq
Larry Bassel's avatar
Larry Bassel committed
915
	ct_user_exit 1
Catalin Marinas's avatar
Catalin Marinas committed
916

917
	ldr	x16, [tsk, #TSK_TI_FLAGS]	// check for syscall hooks
918
919
	tst	x16, #_TIF_SYSCALL_WORK
	b.ne	__sys_trace
920
	cmp     wscno, wsc_nr			// check upper syscall limit
Catalin Marinas's avatar
Catalin Marinas committed
921
	b.hs	ni_sys
922
	mask_nospec64 xscno, xsc_nr, x19	// enforce bounds for syscall number
923
	ldr	x16, [stbl, xscno, lsl #3]	// address in the syscall table
924
925
	blr	x16				// call sys_* routine
	b	ret_fast_syscall
Catalin Marinas's avatar
Catalin Marinas committed
926
927
ni_sys:
	mov	x0, sp
928
929
	bl	do_ni_syscall
	b	ret_fast_syscall
Catalin Marinas's avatar
Catalin Marinas committed
930
931
932
933
934
935
936
ENDPROC(el0_svc)

	/*
	 * This is the really slow path.  We're going to be doing context
	 * switches, and waiting for our parent to respond.
	 */
__sys_trace:
937
	cmp     wscno, #NO_SYSCALL		// user-issued syscall(-1)?
938
	b.ne	1f
939
	mov	x0, #-ENOSYS			// set default errno if so
940
941
	str	x0, [sp, #S_X0]
1:	mov	x0, sp
942
	bl	syscall_trace_enter
943
	cmp	w0, #NO_SYSCALL			// skip the syscall?
944
	b.eq	__sys_trace_return_skipped
945
	mov	wscno, w0			// syscall number (possibly new)
Catalin Marinas's avatar
Catalin Marinas committed
946
	mov	x1, sp				// pointer to regs
947
	cmp	wscno, wsc_nr			// check upper syscall limit
948
	b.hs	__ni_sys_trace
Catalin Marinas's avatar
Catalin Marinas committed
949
950
951
952
	ldp	x0, x1, [sp]			// restore the syscall args
	ldp	x2, x3, [sp, #S_X2]
	ldp	x4, x5, [sp, #S_X4]
	ldp	x6, x7, [sp, #S_X6]
953
	ldr	x16, [stbl, xscno, lsl #3]	// address in the syscall table
954
	blr	x16				// call sys_* routine
Catalin Marinas's avatar
Catalin Marinas committed
955
956

__sys_trace_return:
957
958
	str	x0, [sp, #S_X0]			// save returned x0
__sys_trace_return_skipped:
959
960
	mov	x0, sp
	bl	syscall_trace_exit
Catalin Marinas's avatar
Catalin Marinas committed
961
962
	b	ret_to_user

963
964
965
966
967
__ni_sys_trace:
	mov	x0, sp
	bl	do_ni_syscall
	b	__sys_trace_return

968
969
	.popsection				// .entry.text

970
971
972
973
974
975
976
977
978
979
980
#ifdef CONFIG_UNMAP_KERNEL_AT_EL0
/*
 * Exception vectors trampoline.
 */
	.pushsection ".entry.tramp.text", "ax"

	.macro tramp_map_kernel, tmp
	mrs	\tmp, ttbr1_el1
	sub	\tmp, \tmp, #(SWAPPER_DIR_SIZE + RESERVED_TTBR0_SIZE)
	bic	\tmp, \tmp, #USER_ASID_FLAG
	msr	ttbr1_el1, \tmp
981
982
983
984
985
986
987
988
989
990
991
992
#ifdef CONFIG_QCOM_FALKOR_ERRATUM_1003
alternative_if ARM64_WORKAROUND_QCOM_FALKOR_E1003
	/* ASID already in \tmp[63:48] */
	movk	\tmp, #:abs_g2_nc:(TRAMP_VALIAS >> 12)
	movk	\tmp, #:abs_g1_nc:(TRAMP_VALIAS >> 12)
	/* 2MB boundary containing the vectors, so we nobble the walk cache */
	movk	\tmp, #:abs_g0_nc:((TRAMP_VALIAS & ~(SZ_2M - 1)) >> 12)
	isb
	tlbi	vae1, \tmp
	dsb	nsh
alternative_else_nop_endif
#endif /* CONFIG_QCOM_FALKOR_ERRATUM_1003 */
993
994
995
996
997
998
999
1000
	.endm

	.macro tramp_unmap_kernel, tmp
	mrs	\tmp, ttbr1_el1
	add	\tmp, \tmp, #(SWAPPER_DIR_SIZE + RESERVED_TTBR0_SIZE)
	orr	\tmp, \tmp, #USER_ASID_FLAG
	msr	ttbr1_el1, \tmp
	/*
1001
1002
1003
	 * We avoid running the post_ttbr_update_workaround here because
	 * it's only needed by Cavium ThunderX, which requires KPTI to be
	 * disabled.
1004
1005
1006
1007
1008
1009
1010
1011
1012
	 */
	.endm

	.macro tramp_ventry, regsize = 64
	.align	7
1:
	.if	\regsize == 64
	msr	tpidrro_el0, x30	// Restored in kernel_ventry
	.endif
1013
1014
1015
1016
1017
1018
1019
1020
	/*
	 * Defend against branch aliasing attacks by pushing a dummy
	 * entry onto the return stack and using a RET instruction to
	 * enter the full-fat kernel vectors.
	 */
	bl	2f
	b	.
2:
1021
	tramp_map_kernel	x30
1022
1023
1024
1025
1026
#ifdef CONFIG_RANDOMIZE_BASE
	adr	x30, tramp_vectors + PAGE_SIZE
alternative_insn isb, nop, ARM64_WORKAROUND_QCOM_FALKOR_E1003
	ldr	x30, [x30]
#else
1027
	ldr	x30, =vectors
1028
#endif
1029
1030
1031
1032
	prfm	plil1strm, [x30, #(1b - tramp_vectors)]
	msr	vbar_el1, x30
	add	x30, x30, #(1b - tramp_vectors)
	isb
1033
	ret
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
	.endm

	.macro tramp_exit, regsize = 64
	adr	x30, tramp_vectors
	msr	vbar_el1, x30
	tramp_unmap_kernel	x30
	.if	\regsize == 64
	mrs	x30, far_el1
	.endif
	eret
	.endm

	.align	11
ENTRY(tramp_vectors)
	.space	0x400

	tramp_ventry
	tramp_ventry
	tramp_ventry
	tramp_ventry

	tramp_ventry	32
	tramp_ventry	32
	tramp_ventry	32
	tramp_ventry	32
END(tramp_vectors)

ENTRY(tramp_exit_native)
	tramp_exit
END(tramp_exit_native)

ENTRY(tramp_exit_compat)
	tramp_exit	32
END(tramp_exit_compat)

	.ltorg
	.popsection				// .entry.tramp.text
1071
1072
1073
1074
1075
1076
1077
1078
#ifdef CONFIG_RANDOMIZE_BASE
	.pushsection ".rodata", "a"
	.align PAGE_SHIFT
	.globl	__entry_tramp_data_start
__entry_tramp_data_start:
	.quad	vectors
	.popsection				// .rodata
#endif /* CONFIG_RANDOMIZE_BASE */
1079
1080
#endif /* CONFIG_UNMAP_KERNEL_AT_EL0 */

Catalin Marinas's avatar
Catalin Marinas committed
1081
1082
1083
1084
1085
1086
1087
/*
 * Special system call wrappers.
 */
ENTRY(sys_rt_sigreturn_wrapper)
	mov	x0, sp
	b	sys_rt_sigreturn
ENDPROC(sys_rt_sigreturn_wrapper)
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133

/*
 * Register switch for AArch64. The callee-saved registers need to be saved
 * and restored. On entry:
 *   x0 = previous task_struct (must be preserved across the switch)
 *   x1 = next task_struct
 * Previous and next are guaranteed not to be the same.
 *
 */
ENTRY(cpu_switch_to)
	mov	x10, #THREAD_CPU_CONTEXT
	add	x8, x0, x10
	mov	x9, sp
	stp	x19, x20, [x8], #16		// store callee-saved registers
	stp	x21, x22, [x8], #16
	stp	x23, x24, [x8], #16
	stp	x25, x26, [x8], #16
	stp	x27, x28, [x8], #16
	stp	x29, x9, [x8], #16
	str	lr, [x8]
	add	x8, x1, x10
	ldp	x19, x20, [x8], #16		// restore callee-saved registers
	ldp	x21, x22, [x8], #16
	ldp	x23, x24, [x8], #16
	ldp	x25, x26, [x8], #16
	ldp	x27, x28, [x8], #16
	ldp	x29, x9, [x8], #16
	ldr	lr, [x8]
	mov	sp, x9
	msr	sp_el0, x1
	ret
ENDPROC(cpu_switch_to)
NOKPROBE(cpu_switch_to)

/*
 * This is how we return from a fork.
 */
ENTRY(ret_from_fork)
	bl	schedule_tail
	cbz	x19, 1f				// not a kernel thread
	mov	x0, x20
	blr	x19
1:	get_thread_info tsk
	b	ret_to_user
ENDPROC(ret_from_fork)
NOKPROBE(ret_from_fork)