Commit 9459a04b authored by MaJun's avatar MaJun Committed by Thomas Gleixner

irqchip/mbigen: Fix the clear register offset calculation

The register array offset for clearing an interrupt is calculated by:

    offset = (hwirq - RESERVED_IRQ_PER_MBIGEN_CHIP) / 32;

This is wrong because the clear register array includes the reserved
interrupts. So the clear operation ends up in the wrong register.

This went unnoticed so far, because the hardware clears the real bit
through a timeout mechanism when the hardware is configured in debug
mode. That debug mode was enabled on early generations of the hardware, so
the problem was papered over.

On newer hardware with updated firmware the debug mode was disabled, so the
bits did not get cleared which causes the system to malfunction.

Remove the subtraction of RESERVED_IRQ_PER_MBIGEN_CHIP, so the correct
register is accessed.

[ tglx: Rewrote changelog ]

Fixes: a6c2f87b ("irqchip/mbigen: Implement the mbigen irq chip operation functions")
Signed-off-by: default avatarMaJun <>
Signed-off-by: default avatarHanjun Guo <>
Acked-by: default avatarMarc Zyngier <>
Cc: Kefeng Wang <>
Cc: Wei Yongjun <>
Link: default avatarThomas Gleixner <>
parent ad7cc3c0
......@@ -106,10 +106,7 @@ static inline void get_mbigen_type_reg(irq_hw_number_t hwirq,
static inline void get_mbigen_clear_reg(irq_hw_number_t hwirq,
u32 *mask, u32 *addr)
unsigned int ofst;
ofst = hwirq / 32 * 4;
unsigned int ofst = (hwirq / 32) * 4;
*mask = 1 << (hwirq % 32);
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment