fsl_msi.c 14.8 KB
Newer Older
1
/*
2
 * Copyright (C) 2007-2011 Freescale Semiconductor, Inc.
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
 *
 * Author: Tony Li <tony.li@freescale.com>
 *	   Jason Jin <Jason.jin@freescale.com>
 *
 * The hwirq alloc and free code reuse from sysdev/mpic_msi.c
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; version 2 of the
 * License.
 *
 */
#include <linux/irq.h>
#include <linux/bootmem.h>
#include <linux/msi.h>
#include <linux/pci.h>
19
#include <linux/slab.h>
20
21
22
23
24
#include <linux/of_platform.h>
#include <sysdev/fsl_soc.h>
#include <asm/prom.h>
#include <asm/hw_irq.h>
#include <asm/ppc-pci.h>
25
#include <asm/mpic.h>
26
27
#include <asm/fsl_hcalls.h>

28
#include "fsl_msi.h"
29
#include "fsl_pci.h"
30

31
32
33
34
35
36
37
38
39
40
41
42
#define MSIIR_OFFSET_MASK	0xfffff
#define MSIIR_IBS_SHIFT		0
#define MSIIR_SRS_SHIFT		5
#define MSIIR1_IBS_SHIFT	4
#define MSIIR1_SRS_SHIFT	0
#define MSI_SRS_MASK		0xf
#define MSI_IBS_MASK		0x1f

#define msi_hwirq(msi, msir_index, intr_index) \
		((msir_index) << (msi)->srs_shift | \
		 ((intr_index) << (msi)->ibs_shift))

Kim Phillips's avatar
Kim Phillips committed
43
static LIST_HEAD(msi_head);
44

45
46
struct fsl_msi_feature {
	u32 fsl_pic_ip;
47
	u32 msiir_offset; /* Offset of MSIIR, relative to start of MSIR bank */
48
49
};

50
51
52
53
struct fsl_msi_cascade_data {
	struct fsl_msi *msi_data;
	int index;
};
54
55
56
57
58
59
60
61
62
63

static inline u32 fsl_msi_read(u32 __iomem *base, unsigned int reg)
{
	return in_be32(base + (reg >> 2));
}

/*
 * We do not need this actually. The MSIR register has been read once
 * in the cascade interrupt. So, this MSI interrupt has been acked
*/
64
static void fsl_msi_end_irq(struct irq_data *d)
65
66
67
68
{
}

static struct irq_chip fsl_msi_chip = {
69
70
	.irq_mask	= mask_msi_irq,
	.irq_unmask	= unmask_msi_irq,
71
	.irq_ack	= fsl_msi_end_irq,
72
	.name		= "FSL-MSI",
73
74
};

75
static int fsl_msi_host_map(struct irq_domain *h, unsigned int virq,
76
77
				irq_hw_number_t hw)
{
78
	struct fsl_msi *msi_data = h->host_data;
79
80
	struct irq_chip *chip = &fsl_msi_chip;

81
	irq_set_status_flags(virq, IRQ_TYPE_EDGE_FALLING);
82

83
84
	irq_set_chip_data(virq, msi_data);
	irq_set_chip_and_handler(virq, chip, handle_edge_irq);
85
86
87
88

	return 0;
}

89
static const struct irq_domain_ops fsl_msi_host_ops = {
90
91
92
93
94
	.map = fsl_msi_host_map,
};

static int fsl_msi_init_allocator(struct fsl_msi *msi_data)
{
95
	int rc, hwirq;
96

97
	rc = msi_bitmap_alloc(&msi_data->bitmap, NR_MSI_IRQS_MAX,
98
99
100
			      msi_data->irqhost->of_node);
	if (rc)
		return rc;
101

102
103
104
105
106
107
	/*
	 * Reserve all the hwirqs
	 * The available hwirqs will be released in fsl_msi_setup_hwirq()
	 */
	for (hwirq = 0; hwirq < NR_MSI_IRQS_MAX; hwirq++)
		msi_bitmap_reserve_hwirq(&msi_data->bitmap, hwirq);
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122

	return 0;
}

static int fsl_msi_check_device(struct pci_dev *pdev, int nvec, int type)
{
	if (type == PCI_CAP_ID_MSIX)
		pr_debug("fslmsi: MSI-X untested, trying anyway.\n");

	return 0;
}

static void fsl_teardown_msi_irqs(struct pci_dev *pdev)
{
	struct msi_desc *entry;
123
	struct fsl_msi *msi_data;
124
125
126
127

	list_for_each_entry(entry, &pdev->msi_list, list) {
		if (entry->irq == NO_IRQ)
			continue;
128
		msi_data = irq_get_chip_data(entry->irq);
129
		irq_set_msi_desc(entry->irq, NULL);
130
131
		msi_bitmap_free_hwirqs(&msi_data->bitmap,
				       virq_to_hw(entry->irq), 1);
132
133
134
135
136
137
138
		irq_dispose_mapping(entry->irq);
	}

	return;
}

static void fsl_compose_msi_msg(struct pci_dev *pdev, int hwirq,
139
140
				struct msi_msg *msg,
				struct fsl_msi *fsl_msi_data)
141
{
142
	struct fsl_msi *msi_data = fsl_msi_data;
143
	struct pci_controller *hose = pci_bus_to_host(pdev->bus);
144
145
	u64 address; /* Physical address of the MSIIR */
	int len;
Kim Phillips's avatar
Kim Phillips committed
146
	const __be64 *reg;
147
148
149
150
151
152
153

	/* If the msi-address-64 property exists, then use it */
	reg = of_get_property(hose->dn, "msi-address-64", &len);
	if (reg && (len == sizeof(u64)))
		address = be64_to_cpup(reg);
	else
		address = fsl_pci_immrbar_base(hose) + msi_data->msiir_offset;
154

155
156
	msg->address_lo = lower_32_bits(address);
	msg->address_hi = upper_32_bits(address);
157

158
159
	msg->data = hwirq;

160
161
162
	pr_debug("%s: allocated srs: %d, ibs: %d\n", __func__,
		 (hwirq >> msi_data->srs_shift) & MSI_SRS_MASK,
		 (hwirq >> msi_data->ibs_shift) & MSI_IBS_MASK);
163
164
165
166
}

static int fsl_setup_msi_irqs(struct pci_dev *pdev, int nvec, int type)
{
167
168
169
	struct pci_controller *hose = pci_bus_to_host(pdev->bus);
	struct device_node *np;
	phandle phandle = 0;
170
	int rc, hwirq = -ENOMEM;
171
172
173
	unsigned int virq;
	struct msi_desc *entry;
	struct msi_msg msg;
174
	struct fsl_msi *msi_data;
175

176
177
178
179
180
181
	/*
	 * If the PCI node has an fsl,msi property, then we need to use it
	 * to find the specific MSI.
	 */
	np = of_parse_phandle(hose->dn, "fsl,msi", 0);
	if (np) {
182
183
		if (of_device_is_compatible(np, "fsl,mpic-msi") ||
		    of_device_is_compatible(np, "fsl,vmpic-msi"))
184
185
			phandle = np->phandle;
		else {
186
187
188
			dev_err(&pdev->dev,
				"node %s has an invalid fsl,msi phandle %u\n",
				hose->dn->full_name, np->phandle);
189
190
191
192
			return -EINVAL;
		}
	}

193
	list_for_each_entry(entry, &pdev->msi_list, list) {
194
195
196
197
		/*
		 * Loop over all the MSI devices until we find one that has an
		 * available interrupt.
		 */
198
		list_for_each_entry(msi_data, &msi_head, list) {
199
200
201
202
203
204
205
206
207
208
209
			/*
			 * If the PCI node has an fsl,msi property, then we
			 * restrict our search to the corresponding MSI node.
			 * The simplest way is to skip over MSI nodes with the
			 * wrong phandle. Under the Freescale hypervisor, this
			 * has the additional benefit of skipping over MSI
			 * nodes that are not mapped in the PAMU.
			 */
			if (phandle && (phandle != msi_data->phandle))
				continue;

210
211
212
213
			hwirq = msi_bitmap_alloc_hwirqs(&msi_data->bitmap, 1);
			if (hwirq >= 0)
				break;
		}
214

215
216
		if (hwirq < 0) {
			rc = hwirq;
217
			dev_err(&pdev->dev, "could not allocate MSI interrupt\n");
218
219
220
221
222
223
			goto out_free;
		}

		virq = irq_create_mapping(msi_data->irqhost, hwirq);

		if (virq == NO_IRQ) {
224
			dev_err(&pdev->dev, "fail mapping hwirq %i\n", hwirq);
225
			msi_bitmap_free_hwirqs(&msi_data->bitmap, hwirq, 1);
226
227
228
			rc = -ENOSPC;
			goto out_free;
		}
229
		/* chip_data is msi_data via host->hostdata in host->map() */
230
		irq_set_msi_desc(virq, entry);
231

232
		fsl_compose_msi_msg(pdev, hwirq, &msg, msi_data);
233
234
235
236
237
		write_msi_msg(virq, &msg);
	}
	return 0;

out_free:
238
	/* free by the caller of this function */
239
240
241
	return rc;
}

242
static void fsl_msi_cascade(unsigned int irq, struct irq_desc *desc)
243
{
244
245
	struct irq_chip *chip = irq_desc_get_chip(desc);
	struct irq_data *idata = irq_desc_get_irq_data(desc);
246
	unsigned int cascade_irq;
247
	struct fsl_msi *msi_data;
248
249
250
251
	int msir_index = -1;
	u32 msir_value = 0;
	u32 intr_index;
	u32 have_shift = 0;
252
253
	struct fsl_msi_cascade_data *cascade_data;

254
	cascade_data = irq_get_handler_data(irq);
255
	msi_data = cascade_data->msi_data;
256

257
	raw_spin_lock(&desc->lock);
258
	if ((msi_data->feature &  FSL_PIC_IP_MASK) == FSL_PIC_IP_IPIC) {
259
		if (chip->irq_mask_ack)
260
			chip->irq_mask_ack(idata);
261
		else {
262
263
			chip->irq_mask(idata);
			chip->irq_ack(idata);
264
265
266
		}
	}

267
	if (unlikely(irqd_irq_inprogress(idata)))
268
269
		goto unlock;

270
	msir_index = cascade_data->index;
271

272
	if (msir_index >= NR_MSI_REG_MAX)
273
274
		cascade_irq = NO_IRQ;

275
	irqd_set_chained_irq_inprogress(idata);
276
	switch (msi_data->feature & FSL_PIC_IP_MASK) {
277
278
279
280
281
282
283
	case FSL_PIC_IP_MPIC:
		msir_value = fsl_msi_read(msi_data->msi_regs,
			msir_index * 0x10);
		break;
	case FSL_PIC_IP_IPIC:
		msir_value = fsl_msi_read(msi_data->msi_regs, msir_index * 0x4);
		break;
284
285
286
#ifdef CONFIG_EPAPR_PARAVIRT
	case FSL_PIC_IP_VMPIC: {
		unsigned int ret;
287
288
289
290
291
292
293
		ret = fh_vmpic_get_msir(virq_to_hw(irq), &msir_value);
		if (ret) {
			pr_err("fsl-msi: fh_vmpic_get_msir() failed for "
			       "irq %u (ret=%u)\n", irq, ret);
			msir_value = 0;
		}
		break;
294
	}
295
296
#endif
	}
297
298
299
300
301

	while (msir_value) {
		intr_index = ffs(msir_value) - 1;

		cascade_irq = irq_linear_revmap(msi_data->irqhost,
302
303
				msi_hwirq(msi_data, msir_index,
					  intr_index + have_shift));
304
305
		if (cascade_irq != NO_IRQ)
			generic_handle_irq(cascade_irq);
306
307
		have_shift += intr_index + 1;
		msir_value = msir_value >> (intr_index + 1);
308
	}
309
	irqd_clr_chained_irq_inprogress(idata);
310
311
312

	switch (msi_data->feature & FSL_PIC_IP_MASK) {
	case FSL_PIC_IP_MPIC:
313
	case FSL_PIC_IP_VMPIC:
314
		chip->irq_eoi(idata);
315
316
		break;
	case FSL_PIC_IP_IPIC:
317
318
		if (!irqd_irq_disabled(idata) && chip->irq_unmask)
			chip->irq_unmask(idata);
319
320
321
		break;
	}
unlock:
322
	raw_spin_unlock(&desc->lock);
323
324
}

325
static int fsl_of_msi_remove(struct platform_device *ofdev)
326
{
327
	struct fsl_msi *msi = platform_get_drvdata(ofdev);
328
329
330
331
332
	int virq, i;
	struct fsl_msi_cascade_data *cascade_data;

	if (msi->list.prev != NULL)
		list_del(&msi->list);
333
	for (i = 0; i < NR_MSI_REG_MAX; i++) {
334
335
		virq = msi->msi_virqs[i];
		if (virq != NO_IRQ) {
336
			cascade_data = irq_get_handler_data(virq);
337
338
339
340
341
342
			kfree(cascade_data);
			irq_dispose_mapping(virq);
		}
	}
	if (msi->bitmap.bitmap)
		msi_bitmap_free(&msi->bitmap);
343
344
	if ((msi->feature & FSL_PIC_IP_MASK) != FSL_PIC_IP_VMPIC)
		iounmap(msi->msi_regs);
345
346
347
348
349
	kfree(msi);

	return 0;
}

350
351
static struct lock_class_key fsl_msi_irq_class;

352
353
static int fsl_msi_setup_hwirq(struct fsl_msi *msi, struct platform_device *dev,
			       int offset, int irq_index)
354
355
{
	struct fsl_msi_cascade_data *cascade_data = NULL;
356
	int virt_msir, i;
357
358
359
360
361
362
363
364
365
366
367
368
369

	virt_msir = irq_of_parse_and_map(dev->dev.of_node, irq_index);
	if (virt_msir == NO_IRQ) {
		dev_err(&dev->dev, "%s: Cannot translate IRQ index %d\n",
			__func__, irq_index);
		return 0;
	}

	cascade_data = kzalloc(sizeof(struct fsl_msi_cascade_data), GFP_KERNEL);
	if (!cascade_data) {
		dev_err(&dev->dev, "No memory for MSI cascade data\n");
		return -ENOMEM;
	}
370
	irq_set_lockdep_class(virt_msir, &fsl_msi_irq_class);
371
	msi->msi_virqs[irq_index] = virt_msir;
372
	cascade_data->index = offset;
373
	cascade_data->msi_data = msi;
374
375
	irq_set_handler_data(virt_msir, cascade_data);
	irq_set_chained_handler(virt_msir, fsl_msi_cascade);
376

377
378
379
380
381
	/* Release the hwirqs corresponding to this MSI register */
	for (i = 0; i < IRQS_PER_MSI_REG; i++)
		msi_bitmap_free_hwirqs(&msi->bitmap,
				       msi_hwirq(msi, offset, i), 1);

382
383
384
	return 0;
}

385
static const struct of_device_id fsl_of_msi_ids[];
386
static int fsl_of_msi_probe(struct platform_device *dev)
387
{
388
	const struct of_device_id *match;
389
	struct fsl_msi *msi;
390
	struct resource res, msiir;
391
	int err, i, j, irq_index, count;
392
	const u32 *p;
393
	const struct fsl_msi_feature *features;
394
395
	int len;
	u32 offset;
396

397
398
	match = of_match_device(fsl_of_msi_ids, &dev->dev);
	if (!match)
399
		return -EINVAL;
400
	features = match->data;
401

402
403
404
405
406
	printk(KERN_DEBUG "Setting up Freescale MSI support\n");

	msi = kzalloc(sizeof(struct fsl_msi), GFP_KERNEL);
	if (!msi) {
		dev_err(&dev->dev, "No memory for MSI structure\n");
407
		return -ENOMEM;
408
	}
409
	platform_set_drvdata(dev, msi);
410

411
	msi->irqhost = irq_domain_add_linear(dev->dev.of_node,
412
				      NR_MSI_IRQS_MAX, &fsl_msi_host_ops, msi);
413
414
415
416
417
418
419

	if (msi->irqhost == NULL) {
		dev_err(&dev->dev, "No memory for MSI irqhost\n");
		err = -ENOMEM;
		goto error_out;
	}

420
421
422
423
424
425
426
427
	/*
	 * Under the Freescale hypervisor, the msi nodes don't have a 'reg'
	 * property.  Instead, we use hypercalls to access the MSI.
	 */
	if ((features->fsl_pic_ip & FSL_PIC_IP_MASK) != FSL_PIC_IP_VMPIC) {
		err = of_address_to_resource(dev->dev.of_node, 0, &res);
		if (err) {
			dev_err(&dev->dev, "invalid resource for node %s\n",
428
				dev->dev.of_node->full_name);
429
430
			goto error_out;
		}
431

432
433
		msi->msi_regs = ioremap(res.start, resource_size(&res));
		if (!msi->msi_regs) {
434
			err = -ENOMEM;
435
436
437
438
439
440
			dev_err(&dev->dev, "could not map node %s\n",
				dev->dev.of_node->full_name);
			goto error_out;
		}
		msi->msiir_offset =
			features->msiir_offset + (res.start & 0xfffff);
441
442
443
444
445
446
447
448
449
450

		/*
		 * First read the MSIIR/MSIIR1 offset from dts
		 * On failure use the hardcode MSIIR offset
		 */
		if (of_address_to_resource(dev->dev.of_node, 1, &msiir))
			msi->msiir_offset = features->msiir_offset +
					    (res.start & MSIIR_OFFSET_MASK);
		else
			msi->msiir_offset = msiir.start & MSIIR_OFFSET_MASK;
451
452
	}

453
	msi->feature = features->fsl_pic_ip;
454

455
456
457
458
459
460
	/*
	 * Remember the phandle, so that we can match with any PCI nodes
	 * that have an "fsl,msi" property.
	 */
	msi->phandle = dev->dev.of_node->phandle;

461
462
	err = fsl_msi_init_allocator(msi);
	if (err) {
463
464
465
466
		dev_err(&dev->dev, "Error allocating MSI bitmap\n");
		goto error_out;
	}

467
468
	p = of_get_property(dev->dev.of_node, "msi-available-ranges", &len);

469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
	if (of_device_is_compatible(dev->dev.of_node, "fsl,mpic-msi-v4.3")) {
		msi->srs_shift = MSIIR1_SRS_SHIFT;
		msi->ibs_shift = MSIIR1_IBS_SHIFT;
		if (p)
			dev_warn(&dev->dev, "%s: dose not support msi-available-ranges property\n",
				__func__);

		for (irq_index = 0; irq_index < NR_MSI_REG_MSIIR1;
		     irq_index++) {
			err = fsl_msi_setup_hwirq(msi, dev,
						  irq_index, irq_index);
			if (err)
				goto error_out;
		}
	} else {
		static const u32 all_avail[] =
			{ 0, NR_MSI_REG_MSIIR * IRQS_PER_MSI_REG };
486

487
488
489
490
491
492
		msi->srs_shift = MSIIR_SRS_SHIFT;
		msi->ibs_shift = MSIIR_IBS_SHIFT;

		if (p && len % (2 * sizeof(u32)) != 0) {
			dev_err(&dev->dev, "%s: Malformed msi-available-ranges property\n",
				__func__);
493
494
495
496
			err = -EINVAL;
			goto error_out;
		}

497
498
499
500
		if (!p) {
			p = all_avail;
			len = sizeof(all_avail);
		}
501

502
503
504
505
506
507
508
		for (irq_index = 0, i = 0; i < len / (2 * sizeof(u32)); i++) {
			if (p[i * 2] % IRQS_PER_MSI_REG ||
			    p[i * 2 + 1] % IRQS_PER_MSI_REG) {
				pr_warn("%s: %s: msi available range of %u at %u is not IRQ-aligned\n",
				       __func__, dev->dev.of_node->full_name,
				       p[i * 2 + 1], p[i * 2]);
				err = -EINVAL;
509
				goto error_out;
510
511
512
513
514
515
516
517
518
519
520
			}

			offset = p[i * 2] / IRQS_PER_MSI_REG;
			count = p[i * 2 + 1] / IRQS_PER_MSI_REG;

			for (j = 0; j < count; j++, irq_index++) {
				err = fsl_msi_setup_hwirq(msi, dev, offset + j,
							  irq_index);
				if (err)
					goto error_out;
			}
521
522
523
		}
	}

524
	list_add_tail(&msi->list, &msi_head);
525

526
527
528
529
530
531
532
533
534
535
	/* The multiple setting ppc_md.setup_msi_irqs will not harm things */
	if (!ppc_md.setup_msi_irqs) {
		ppc_md.setup_msi_irqs = fsl_setup_msi_irqs;
		ppc_md.teardown_msi_irqs = fsl_teardown_msi_irqs;
		ppc_md.msi_check_device = fsl_msi_check_device;
	} else if (ppc_md.setup_msi_irqs != fsl_setup_msi_irqs) {
		dev_err(&dev->dev, "Different MSI driver already installed!\n");
		err = -ENODEV;
		goto error_out;
	}
536
537
	return 0;
error_out:
538
	fsl_of_msi_remove(dev);
539
540
541
542
543
544
545
546
547
548
549
550
551
	return err;
}

static const struct fsl_msi_feature mpic_msi_feature = {
	.fsl_pic_ip = FSL_PIC_IP_MPIC,
	.msiir_offset = 0x140,
};

static const struct fsl_msi_feature ipic_msi_feature = {
	.fsl_pic_ip = FSL_PIC_IP_IPIC,
	.msiir_offset = 0x38,
};

552
553
554
555
556
static const struct fsl_msi_feature vmpic_msi_feature = {
	.fsl_pic_ip = FSL_PIC_IP_VMPIC,
	.msiir_offset = 0,
};

557
558
559
static const struct of_device_id fsl_of_msi_ids[] = {
	{
		.compatible = "fsl,mpic-msi",
560
		.data = &mpic_msi_feature,
561
	},
562
563
564
565
	{
		.compatible = "fsl,mpic-msi-v4.3",
		.data = &mpic_msi_feature,
	},
566
567
	{
		.compatible = "fsl,ipic-msi",
568
		.data = &ipic_msi_feature,
569
	},
570
#ifdef CONFIG_EPAPR_PARAVIRT
571
572
	{
		.compatible = "fsl,vmpic-msi",
573
		.data = &vmpic_msi_feature,
574
	},
575
#endif
576
577
578
	{}
};

579
static struct platform_driver fsl_of_msi_driver = {
580
581
582
583
584
	.driver = {
		.name = "fsl-msi",
		.owner = THIS_MODULE,
		.of_match_table = fsl_of_msi_ids,
	},
585
	.probe = fsl_of_msi_probe,
586
	.remove = fsl_of_msi_remove,
587
588
589
590
};

static __init int fsl_of_msi_init(void)
{
591
	return platform_driver_register(&fsl_of_msi_driver);
592
593
594
}

subsys_initcall(fsl_of_msi_init);