fsl_msi.c 13.1 KB
Newer Older
1
/*
2
 * Copyright (C) 2007-2011 Freescale Semiconductor, Inc.
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
 *
 * Author: Tony Li <tony.li@freescale.com>
 *	   Jason Jin <Jason.jin@freescale.com>
 *
 * The hwirq alloc and free code reuse from sysdev/mpic_msi.c
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; version 2 of the
 * License.
 *
 */
#include <linux/irq.h>
#include <linux/bootmem.h>
#include <linux/msi.h>
#include <linux/pci.h>
19
#include <linux/slab.h>
20
21
22
23
24
#include <linux/of_platform.h>
#include <sysdev/fsl_soc.h>
#include <asm/prom.h>
#include <asm/hw_irq.h>
#include <asm/ppc-pci.h>
25
#include <asm/mpic.h>
26
27
#include <asm/fsl_hcalls.h>

28
#include "fsl_msi.h"
29
#include "fsl_pci.h"
30

31
32
LIST_HEAD(msi_head);

33
34
struct fsl_msi_feature {
	u32 fsl_pic_ip;
35
	u32 msiir_offset; /* Offset of MSIIR, relative to start of MSIR bank */
36
37
};

38
39
40
41
struct fsl_msi_cascade_data {
	struct fsl_msi *msi_data;
	int index;
};
42
43
44
45
46
47
48
49
50
51

static inline u32 fsl_msi_read(u32 __iomem *base, unsigned int reg)
{
	return in_be32(base + (reg >> 2));
}

/*
 * We do not need this actually. The MSIR register has been read once
 * in the cascade interrupt. So, this MSI interrupt has been acked
*/
52
static void fsl_msi_end_irq(struct irq_data *d)
53
54
55
56
{
}

static struct irq_chip fsl_msi_chip = {
57
58
	.irq_mask	= mask_msi_irq,
	.irq_unmask	= unmask_msi_irq,
59
	.irq_ack	= fsl_msi_end_irq,
60
	.name		= "FSL-MSI",
61
62
};

63
static int fsl_msi_host_map(struct irq_domain *h, unsigned int virq,
64
65
				irq_hw_number_t hw)
{
66
	struct fsl_msi *msi_data = h->host_data;
67
68
	struct irq_chip *chip = &fsl_msi_chip;

69
	irq_set_status_flags(virq, IRQ_TYPE_EDGE_FALLING);
70

71
72
	irq_set_chip_data(virq, msi_data);
	irq_set_chip_and_handler(virq, chip, handle_edge_irq);
73
74
75
76

	return 0;
}

77
static const struct irq_domain_ops fsl_msi_host_ops = {
78
79
80
81
82
	.map = fsl_msi_host_map,
};

static int fsl_msi_init_allocator(struct fsl_msi *msi_data)
{
83
	int rc;
84

85
86
87
88
	rc = msi_bitmap_alloc(&msi_data->bitmap, NR_MSI_IRQS,
			      msi_data->irqhost->of_node);
	if (rc)
		return rc;
89

90
91
92
93
	rc = msi_bitmap_reserve_dt_hwirqs(&msi_data->bitmap);
	if (rc < 0) {
		msi_bitmap_free(&msi_data->bitmap);
		return rc;
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
	}

	return 0;
}

static int fsl_msi_check_device(struct pci_dev *pdev, int nvec, int type)
{
	if (type == PCI_CAP_ID_MSIX)
		pr_debug("fslmsi: MSI-X untested, trying anyway.\n");

	return 0;
}

static void fsl_teardown_msi_irqs(struct pci_dev *pdev)
{
	struct msi_desc *entry;
110
	struct fsl_msi *msi_data;
111
112
113
114

	list_for_each_entry(entry, &pdev->msi_list, list) {
		if (entry->irq == NO_IRQ)
			continue;
115
		msi_data = irq_get_chip_data(entry->irq);
116
		irq_set_msi_desc(entry->irq, NULL);
117
118
		msi_bitmap_free_hwirqs(&msi_data->bitmap,
				       virq_to_hw(entry->irq), 1);
119
120
121
122
123
124
125
		irq_dispose_mapping(entry->irq);
	}

	return;
}

static void fsl_compose_msi_msg(struct pci_dev *pdev, int hwirq,
126
127
				struct msi_msg *msg,
				struct fsl_msi *fsl_msi_data)
128
{
129
	struct fsl_msi *msi_data = fsl_msi_data;
130
	struct pci_controller *hose = pci_bus_to_host(pdev->bus);
131
132
133
134
135
136
137
138
139
140
	u64 address; /* Physical address of the MSIIR */
	int len;
	const u64 *reg;

	/* If the msi-address-64 property exists, then use it */
	reg = of_get_property(hose->dn, "msi-address-64", &len);
	if (reg && (len == sizeof(u64)))
		address = be64_to_cpup(reg);
	else
		address = fsl_pci_immrbar_base(hose) + msi_data->msiir_offset;
141

142
143
	msg->address_lo = lower_32_bits(address);
	msg->address_hi = upper_32_bits(address);
144

145
146
147
148
149
150
151
152
	msg->data = hwirq;

	pr_debug("%s: allocated srs: %d, ibs: %d\n",
		__func__, hwirq / IRQS_PER_MSI_REG, hwirq % IRQS_PER_MSI_REG);
}

static int fsl_setup_msi_irqs(struct pci_dev *pdev, int nvec, int type)
{
153
154
155
	struct pci_controller *hose = pci_bus_to_host(pdev->bus);
	struct device_node *np;
	phandle phandle = 0;
156
	int rc, hwirq = -ENOMEM;
157
158
159
	unsigned int virq;
	struct msi_desc *entry;
	struct msi_msg msg;
160
	struct fsl_msi *msi_data;
161

162
163
164
165
166
167
	/*
	 * If the PCI node has an fsl,msi property, then we need to use it
	 * to find the specific MSI.
	 */
	np = of_parse_phandle(hose->dn, "fsl,msi", 0);
	if (np) {
168
169
		if (of_device_is_compatible(np, "fsl,mpic-msi") ||
		    of_device_is_compatible(np, "fsl,vmpic-msi"))
170
171
			phandle = np->phandle;
		else {
172
173
174
			dev_err(&pdev->dev,
				"node %s has an invalid fsl,msi phandle %u\n",
				hose->dn->full_name, np->phandle);
175
176
177
178
			return -EINVAL;
		}
	}

179
	list_for_each_entry(entry, &pdev->msi_list, list) {
180
181
182
183
		/*
		 * Loop over all the MSI devices until we find one that has an
		 * available interrupt.
		 */
184
		list_for_each_entry(msi_data, &msi_head, list) {
185
186
187
188
189
190
191
192
193
194
195
			/*
			 * If the PCI node has an fsl,msi property, then we
			 * restrict our search to the corresponding MSI node.
			 * The simplest way is to skip over MSI nodes with the
			 * wrong phandle. Under the Freescale hypervisor, this
			 * has the additional benefit of skipping over MSI
			 * nodes that are not mapped in the PAMU.
			 */
			if (phandle && (phandle != msi_data->phandle))
				continue;

196
197
198
199
			hwirq = msi_bitmap_alloc_hwirqs(&msi_data->bitmap, 1);
			if (hwirq >= 0)
				break;
		}
200

201
202
		if (hwirq < 0) {
			rc = hwirq;
203
			dev_err(&pdev->dev, "could not allocate MSI interrupt\n");
204
205
206
207
208
209
			goto out_free;
		}

		virq = irq_create_mapping(msi_data->irqhost, hwirq);

		if (virq == NO_IRQ) {
210
			dev_err(&pdev->dev, "fail mapping hwirq %i\n", hwirq);
211
			msi_bitmap_free_hwirqs(&msi_data->bitmap, hwirq, 1);
212
213
214
			rc = -ENOSPC;
			goto out_free;
		}
215
		/* chip_data is msi_data via host->hostdata in host->map() */
216
		irq_set_msi_desc(virq, entry);
217

218
		fsl_compose_msi_msg(pdev, hwirq, &msg, msi_data);
219
220
221
222
223
		write_msi_msg(virq, &msg);
	}
	return 0;

out_free:
224
	/* free by the caller of this function */
225
226
227
	return rc;
}

228
static void fsl_msi_cascade(unsigned int irq, struct irq_desc *desc)
229
{
230
231
	struct irq_chip *chip = irq_desc_get_chip(desc);
	struct irq_data *idata = irq_desc_get_irq_data(desc);
232
	unsigned int cascade_irq;
233
	struct fsl_msi *msi_data;
234
235
236
237
	int msir_index = -1;
	u32 msir_value = 0;
	u32 intr_index;
	u32 have_shift = 0;
238
239
	struct fsl_msi_cascade_data *cascade_data;

240
	cascade_data = irq_get_handler_data(irq);
241
	msi_data = cascade_data->msi_data;
242

243
	raw_spin_lock(&desc->lock);
244
	if ((msi_data->feature &  FSL_PIC_IP_MASK) == FSL_PIC_IP_IPIC) {
245
		if (chip->irq_mask_ack)
246
			chip->irq_mask_ack(idata);
247
		else {
248
249
			chip->irq_mask(idata);
			chip->irq_ack(idata);
250
251
252
		}
	}

253
	if (unlikely(irqd_irq_inprogress(idata)))
254
255
		goto unlock;

256
	msir_index = cascade_data->index;
257
258
259
260

	if (msir_index >= NR_MSI_REG)
		cascade_irq = NO_IRQ;

261
	irqd_set_chained_irq_inprogress(idata);
262
	switch (msi_data->feature & FSL_PIC_IP_MASK) {
263
264
265
266
267
268
269
	case FSL_PIC_IP_MPIC:
		msir_value = fsl_msi_read(msi_data->msi_regs,
			msir_index * 0x10);
		break;
	case FSL_PIC_IP_IPIC:
		msir_value = fsl_msi_read(msi_data->msi_regs, msir_index * 0x4);
		break;
270
271
272
#ifdef CONFIG_EPAPR_PARAVIRT
	case FSL_PIC_IP_VMPIC: {
		unsigned int ret;
273
274
275
276
277
278
279
		ret = fh_vmpic_get_msir(virq_to_hw(irq), &msir_value);
		if (ret) {
			pr_err("fsl-msi: fh_vmpic_get_msir() failed for "
			       "irq %u (ret=%u)\n", irq, ret);
			msir_value = 0;
		}
		break;
280
	}
281
282
#endif
	}
283
284
285
286
287

	while (msir_value) {
		intr_index = ffs(msir_value) - 1;

		cascade_irq = irq_linear_revmap(msi_data->irqhost,
288
289
				msir_index * IRQS_PER_MSI_REG +
					intr_index + have_shift);
290
291
		if (cascade_irq != NO_IRQ)
			generic_handle_irq(cascade_irq);
292
293
		have_shift += intr_index + 1;
		msir_value = msir_value >> (intr_index + 1);
294
	}
295
	irqd_clr_chained_irq_inprogress(idata);
296
297
298

	switch (msi_data->feature & FSL_PIC_IP_MASK) {
	case FSL_PIC_IP_MPIC:
299
	case FSL_PIC_IP_VMPIC:
300
		chip->irq_eoi(idata);
301
302
		break;
	case FSL_PIC_IP_IPIC:
303
304
		if (!irqd_irq_disabled(idata) && chip->irq_unmask)
			chip->irq_unmask(idata);
305
306
307
		break;
	}
unlock:
308
	raw_spin_unlock(&desc->lock);
309
310
}

311
static int fsl_of_msi_remove(struct platform_device *ofdev)
312
{
313
	struct fsl_msi *msi = platform_get_drvdata(ofdev);
314
315
316
317
318
319
320
321
	int virq, i;
	struct fsl_msi_cascade_data *cascade_data;

	if (msi->list.prev != NULL)
		list_del(&msi->list);
	for (i = 0; i < NR_MSI_REG; i++) {
		virq = msi->msi_virqs[i];
		if (virq != NO_IRQ) {
322
			cascade_data = irq_get_handler_data(virq);
323
324
325
326
327
328
			kfree(cascade_data);
			irq_dispose_mapping(virq);
		}
	}
	if (msi->bitmap.bitmap)
		msi_bitmap_free(&msi->bitmap);
329
330
	if ((msi->feature & FSL_PIC_IP_MASK) != FSL_PIC_IP_VMPIC)
		iounmap(msi->msi_regs);
331
332
333
334
335
	kfree(msi);

	return 0;
}

336
337
static int fsl_msi_setup_hwirq(struct fsl_msi *msi, struct platform_device *dev,
			       int offset, int irq_index)
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
{
	struct fsl_msi_cascade_data *cascade_data = NULL;
	int virt_msir;

	virt_msir = irq_of_parse_and_map(dev->dev.of_node, irq_index);
	if (virt_msir == NO_IRQ) {
		dev_err(&dev->dev, "%s: Cannot translate IRQ index %d\n",
			__func__, irq_index);
		return 0;
	}

	cascade_data = kzalloc(sizeof(struct fsl_msi_cascade_data), GFP_KERNEL);
	if (!cascade_data) {
		dev_err(&dev->dev, "No memory for MSI cascade data\n");
		return -ENOMEM;
	}

	msi->msi_virqs[irq_index] = virt_msir;
356
	cascade_data->index = offset;
357
	cascade_data->msi_data = msi;
358
359
	irq_set_handler_data(virt_msir, cascade_data);
	irq_set_chained_handler(virt_msir, fsl_msi_cascade);
360
361
362
363

	return 0;
}

364
static const struct of_device_id fsl_of_msi_ids[];
365
static int fsl_of_msi_probe(struct platform_device *dev)
366
{
367
	const struct of_device_id *match;
368
369
	struct fsl_msi *msi;
	struct resource res;
370
	int err, i, j, irq_index, count;
371
372
	int rc;
	const u32 *p;
373
	const struct fsl_msi_feature *features;
374
375
	int len;
	u32 offset;
376
	static const u32 all_avail[] = { 0, NR_MSI_IRQS };
377

378
379
	match = of_match_device(fsl_of_msi_ids, &dev->dev);
	if (!match)
380
		return -EINVAL;
381
	features = match->data;
382

383
384
385
386
387
	printk(KERN_DEBUG "Setting up Freescale MSI support\n");

	msi = kzalloc(sizeof(struct fsl_msi), GFP_KERNEL);
	if (!msi) {
		dev_err(&dev->dev, "No memory for MSI structure\n");
388
		return -ENOMEM;
389
	}
390
	platform_set_drvdata(dev, msi);
391

392
393
	msi->irqhost = irq_domain_add_linear(dev->dev.of_node,
				      NR_MSI_IRQS, &fsl_msi_host_ops, msi);
394
395
396
397
398
399
400

	if (msi->irqhost == NULL) {
		dev_err(&dev->dev, "No memory for MSI irqhost\n");
		err = -ENOMEM;
		goto error_out;
	}

401
402
403
404
405
406
407
408
	/*
	 * Under the Freescale hypervisor, the msi nodes don't have a 'reg'
	 * property.  Instead, we use hypercalls to access the MSI.
	 */
	if ((features->fsl_pic_ip & FSL_PIC_IP_MASK) != FSL_PIC_IP_VMPIC) {
		err = of_address_to_resource(dev->dev.of_node, 0, &res);
		if (err) {
			dev_err(&dev->dev, "invalid resource for node %s\n",
409
				dev->dev.of_node->full_name);
410
411
			goto error_out;
		}
412

413
414
		msi->msi_regs = ioremap(res.start, resource_size(&res));
		if (!msi->msi_regs) {
415
			err = -ENOMEM;
416
417
418
419
420
421
			dev_err(&dev->dev, "could not map node %s\n",
				dev->dev.of_node->full_name);
			goto error_out;
		}
		msi->msiir_offset =
			features->msiir_offset + (res.start & 0xfffff);
422
423
	}

424
	msi->feature = features->fsl_pic_ip;
425

426
427
428
429
430
431
	/*
	 * Remember the phandle, so that we can match with any PCI nodes
	 * that have an "fsl,msi" property.
	 */
	msi->phandle = dev->dev.of_node->phandle;

432
433
434
435
436
437
	rc = fsl_msi_init_allocator(msi);
	if (rc) {
		dev_err(&dev->dev, "Error allocating MSI bitmap\n");
		goto error_out;
	}

438
439
440
441
	p = of_get_property(dev->dev.of_node, "msi-available-ranges", &len);
	if (p && len % (2 * sizeof(u32)) != 0) {
		dev_err(&dev->dev, "%s: Malformed msi-available-ranges property\n",
			__func__);
442
443
444
		err = -EINVAL;
		goto error_out;
	}
445

446
	if (!p) {
447
		p = all_avail;
448
449
		len = sizeof(all_avail);
	}
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464

	for (irq_index = 0, i = 0; i < len / (2 * sizeof(u32)); i++) {
		if (p[i * 2] % IRQS_PER_MSI_REG ||
		    p[i * 2 + 1] % IRQS_PER_MSI_REG) {
			printk(KERN_WARNING "%s: %s: msi available range of %u at %u is not IRQ-aligned\n",
			       __func__, dev->dev.of_node->full_name,
			       p[i * 2 + 1], p[i * 2]);
			err = -EINVAL;
			goto error_out;
		}

		offset = p[i * 2] / IRQS_PER_MSI_REG;
		count = p[i * 2 + 1] / IRQS_PER_MSI_REG;

		for (j = 0; j < count; j++, irq_index++) {
465
			err = fsl_msi_setup_hwirq(msi, dev, offset + j, irq_index);
466
			if (err)
467
				goto error_out;
468
469
470
		}
	}

471
	list_add_tail(&msi->list, &msi_head);
472

473
474
475
476
477
478
479
480
481
482
	/* The multiple setting ppc_md.setup_msi_irqs will not harm things */
	if (!ppc_md.setup_msi_irqs) {
		ppc_md.setup_msi_irqs = fsl_setup_msi_irqs;
		ppc_md.teardown_msi_irqs = fsl_teardown_msi_irqs;
		ppc_md.msi_check_device = fsl_msi_check_device;
	} else if (ppc_md.setup_msi_irqs != fsl_setup_msi_irqs) {
		dev_err(&dev->dev, "Different MSI driver already installed!\n");
		err = -ENODEV;
		goto error_out;
	}
483
484
	return 0;
error_out:
485
	fsl_of_msi_remove(dev);
486
487
488
489
490
491
492
493
494
495
496
497
498
	return err;
}

static const struct fsl_msi_feature mpic_msi_feature = {
	.fsl_pic_ip = FSL_PIC_IP_MPIC,
	.msiir_offset = 0x140,
};

static const struct fsl_msi_feature ipic_msi_feature = {
	.fsl_pic_ip = FSL_PIC_IP_IPIC,
	.msiir_offset = 0x38,
};

499
500
501
502
503
static const struct fsl_msi_feature vmpic_msi_feature = {
	.fsl_pic_ip = FSL_PIC_IP_VMPIC,
	.msiir_offset = 0,
};

504
505
506
static const struct of_device_id fsl_of_msi_ids[] = {
	{
		.compatible = "fsl,mpic-msi",
507
		.data = &mpic_msi_feature,
508
509
510
	},
	{
		.compatible = "fsl,ipic-msi",
511
		.data = &ipic_msi_feature,
512
	},
513
#ifdef CONFIG_EPAPR_PARAVIRT
514
515
	{
		.compatible = "fsl,vmpic-msi",
516
		.data = &vmpic_msi_feature,
517
	},
518
#endif
519
520
521
	{}
};

522
static struct platform_driver fsl_of_msi_driver = {
523
524
525
526
527
	.driver = {
		.name = "fsl-msi",
		.owner = THIS_MODULE,
		.of_match_table = fsl_of_msi_ids,
	},
528
	.probe = fsl_of_msi_probe,
529
	.remove = fsl_of_msi_remove,
530
531
532
533
};

static __init int fsl_of_msi_init(void)
{
534
	return platform_driver_register(&fsl_of_msi_driver);
535
536
537
}

subsys_initcall(fsl_of_msi_init);