nouveau_drv.h 51.2 KB
Newer Older
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
/*
 * Copyright 2005 Stephane Marchesin.
 * All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 */

#ifndef __NOUVEAU_DRV_H__
#define __NOUVEAU_DRV_H__

#define DRIVER_AUTHOR		"Stephane Marchesin"
#define DRIVER_EMAIL		"dri-devel@lists.sourceforge.net"

#define DRIVER_NAME		"nouveau"
#define DRIVER_DESC		"nVidia Riva/TNT/GeForce"
#define DRIVER_DATE		"20090420"

#define DRIVER_MAJOR		0
#define DRIVER_MINOR		0
37
#define DRIVER_PATCHLEVEL	16
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56

#define NOUVEAU_FAMILY   0x0000FFFF
#define NOUVEAU_FLAGS    0xFFFF0000

#include "ttm/ttm_bo_api.h"
#include "ttm/ttm_bo_driver.h"
#include "ttm/ttm_placement.h"
#include "ttm/ttm_memory.h"
#include "ttm/ttm_module.h"

struct nouveau_fpriv {
	struct ttm_object_file *tfile;
};

#define DRM_FILE_PAGE_OFFSET (0x100000000ULL >> PAGE_SHIFT)

#include "nouveau_drm.h"
#include "nouveau_reg.h"
#include "nouveau_bios.h"
57
#include "nouveau_util.h"
58

59
struct nouveau_grctx;
60
61
struct nouveau_vram;
#include "nouveau_vm.h"
62
63
64
65

#define MAX_NUM_DCB_ENTRIES 16

#define NOUVEAU_MAX_CHANNEL_NR 128
66
#define NOUVEAU_MAX_TILE_NR 15
67

68
69
70
struct nouveau_vram {
	struct drm_device *dev;

71
	struct nouveau_vma bar_vma;
72
	u8  page_shift;
73

74
75
76
77
78
79
	struct list_head regions;
	u32 memtype;
	u64 offset;
	u64 size;
};

80
81
struct nouveau_tile_reg {
	bool used;
82
83
84
	uint32_t addr;
	uint32_t limit;
	uint32_t pitch;
85
86
	uint32_t zcomp;
	struct drm_mm_node *tag_mem;
87
	struct nouveau_fence *fence;
88
89
};

90
91
92
93
struct nouveau_bo {
	struct ttm_buffer_object bo;
	struct ttm_placement placement;
	u32 placements[3];
94
	u32 busy_placements[3];
95
96
97
98
99
100
101
	struct ttm_bo_kmap_obj kmap;
	struct list_head head;

	/* protected by ttm_bo_reserve() */
	struct drm_file *reserved_by;
	struct list_head entry;
	int pbbo_index;
102
	bool validate_mapped;
103
104
105

	struct nouveau_channel *channel;

106
	struct nouveau_vma vma;
107
108
109
110
111
	bool mappable;
	bool no_vm;

	uint32_t tile_mode;
	uint32_t tile_flags;
112
	struct nouveau_tile_reg *tile;
113
114
115
116
117

	struct drm_gem_object *gem;
	int pin_refcnt;
};

118
119
120
#define nouveau_bo_tile_layout(nvbo)				\
	((nvbo)->tile_flags & NOUVEAU_GEM_TILE_LAYOUT_MASK)

121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
static inline struct nouveau_bo *
nouveau_bo(struct ttm_buffer_object *bo)
{
	return container_of(bo, struct nouveau_bo, bo);
}

static inline struct nouveau_bo *
nouveau_gem_object(struct drm_gem_object *gem)
{
	return gem ? gem->driver_private : NULL;
}

/* TODO: submit equivalent to TTM generic API upstream? */
static inline void __iomem *
nvbo_kmap_obj_iovirtual(struct nouveau_bo *nvbo)
{
	bool is_iomem;
	void __iomem *ioptr = (void __force __iomem *)ttm_kmap_obj_virtual(
						&nvbo->kmap, &is_iomem);
	WARN_ON_ONCE(ioptr && !is_iomem);
	return ioptr;
}

enum nouveau_flags {
	NV_NFORCE   = 0x10000000,
	NV_NFORCE2  = 0x20000000
};

#define NVOBJ_ENGINE_SW		0
#define NVOBJ_ENGINE_GR		1
151
152
153
154
155
#define NVOBJ_ENGINE_PPP	2
#define NVOBJ_ENGINE_COPY	3
#define NVOBJ_ENGINE_VP		4
#define NVOBJ_ENGINE_CRYPT      5
#define NVOBJ_ENGINE_BSP	6
156
#define NVOBJ_ENGINE_DISPLAY	0xcafe0001
157
158
#define NVOBJ_ENGINE_INT	0xdeadbeef

Ben Skeggs's avatar
Ben Skeggs committed
159
#define NVOBJ_FLAG_DONT_MAP             (1 << 0)
160
161
#define NVOBJ_FLAG_ZERO_ALLOC		(1 << 1)
#define NVOBJ_FLAG_ZERO_FREE		(1 << 2)
162
#define NVOBJ_FLAG_VM			(1 << 3)
163
164
165

#define NVOBJ_CINST_GLOBAL	0xdeadbeef

166
struct nouveau_gpuobj {
167
	struct drm_device *dev;
168
	struct kref refcount;
169
170
	struct list_head list;

171
	void *node;
172
	u32 *suspend;
173
174
175

	uint32_t flags;

176
	u32 size;
177
178
179
180
	u32 pinst;
	u32 cinst;
	u64 vinst;

181
182
183
184
185
186
187
	uint32_t engine;
	uint32_t class;

	void (*dtor)(struct drm_device *, struct nouveau_gpuobj *);
	void *priv;
};

188
189
190
191
192
193
194
struct nouveau_page_flip_state {
	struct list_head head;
	struct drm_pending_vblank_event *event;
	int crtc, bpp, pitch, x, y;
	uint64_t offset;
};

195
196
197
198
199
enum nouveau_channel_mutex_class {
	NOUVEAU_UCHANNEL_MUTEX,
	NOUVEAU_KCHANNEL_MUTEX
};

200
201
202
203
struct nouveau_channel {
	struct drm_device *dev;
	int id;

204
205
206
207
208
	/* references to the channel data structure */
	struct kref ref;
	/* users of the hardware channel resources, the hardware
	 * context will be kicked off when it reaches zero. */
	atomic_t users;
209
210
	struct mutex mutex;

211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
	/* owner of this fifo */
	struct drm_file *file_priv;
	/* mapping of the fifo itself */
	struct drm_local_map *map;

	/* mapping of the regs controling the fifo */
	void __iomem *user;
	uint32_t user_get;
	uint32_t user_put;

	/* Fencing */
	struct {
		/* lock protects the pending list only */
		spinlock_t lock;
		struct list_head pending;
		uint32_t sequence;
		uint32_t sequence_ack;
228
		atomic_t last_sequence_irq;
229
230
231
	} fence;

	/* DMA push buffer */
232
233
234
	struct nouveau_gpuobj *pushbuf;
	struct nouveau_bo     *pushbuf_bo;
	uint32_t               pushbuf_base;
235
236
237

	/* Notifier memory */
	struct nouveau_bo *notifier_bo;
238
	struct drm_mm notifier_heap;
239
240

	/* PFIFO context */
241
242
	struct nouveau_gpuobj *ramfc;
	struct nouveau_gpuobj *cache;
243
	void *fifo_priv;
244
245
246

	/* PGRAPH context */
	/* XXX may be merge 2 pointers as private data ??? */
247
	struct nouveau_gpuobj *ramin_grctx;
248
	struct nouveau_gpuobj *crypt_ctx;
249
250
251
	void *pgraph_ctx;

	/* NV50 VM */
252
	struct nouveau_vm     *vm;
253
	struct nouveau_gpuobj *vm_pd;
254
255

	/* Objects */
256
257
258
	struct nouveau_gpuobj *ramin; /* Private instmem */
	struct drm_mm          ramin_heap; /* Private PRAMIN heap */
	struct nouveau_ramht  *ramht; /* Hash table */
259
260
261
262
263
264
265
266
267
268
269
270
271
272

	/* GPU object info for stuff used in-kernel (mm_enabled) */
	uint32_t m2mf_ntfy;
	uint32_t vram_handle;
	uint32_t gart_handle;
	bool accel_done;

	/* Push buffer state (only for drm's channel on !mm_enabled) */
	struct {
		int max;
		int free;
		int cur;
		int put;
		/* access via pushbuf_bo */
273
274
275
276
277

		int ib_base;
		int ib_max;
		int ib_free;
		int ib_put;
278
279
280
281
282
283
	} dma;

	uint32_t sw_subchannel[8];

	struct {
		struct nouveau_gpuobj *vblsem;
284
		uint32_t vblsem_head;
285
286
287
		uint32_t vblsem_offset;
		uint32_t vblsem_rval;
		struct list_head vbl_wait;
288
		struct list_head flip;
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
	} nvsw;

	struct {
		bool active;
		char name[32];
		struct drm_info_list info;
	} debugfs;
};

struct nouveau_instmem_engine {
	void	*priv;

	int	(*init)(struct drm_device *dev);
	void	(*takedown)(struct drm_device *dev);
	int	(*suspend)(struct drm_device *dev);
	void	(*resume)(struct drm_device *dev);

306
307
308
309
310
	int	(*get)(struct nouveau_gpuobj *, u32 size, u32 align);
	void	(*put)(struct nouveau_gpuobj *);
	int	(*map)(struct nouveau_gpuobj *);
	void	(*unmap)(struct nouveau_gpuobj *);

311
	void	(*flush)(struct drm_device *);
312
313
314
315
316
317
318
319
320
321
322
323
324
325
};

struct nouveau_mc_engine {
	int  (*init)(struct drm_device *dev);
	void (*takedown)(struct drm_device *dev);
};

struct nouveau_timer_engine {
	int      (*init)(struct drm_device *dev);
	void     (*takedown)(struct drm_device *dev);
	uint64_t (*read)(struct drm_device *dev);
};

struct nouveau_fb_engine {
326
	int num_tiles;
327
	struct drm_mm tag_heap;
328
	void *priv;
329

330
331
	int  (*init)(struct drm_device *dev);
	void (*takedown)(struct drm_device *dev);
332

333
334
335
336
337
	void (*init_tile_region)(struct drm_device *dev, int i,
				 uint32_t addr, uint32_t size,
				 uint32_t pitch, uint32_t flags);
	void (*set_tile_region)(struct drm_device *dev, int i);
	void (*free_tile_region)(struct drm_device *dev, int i);
338
339
340
};

struct nouveau_fifo_engine {
341
	void *priv;
342
343
	int  channels;

344
	struct nouveau_gpuobj *playlist[2];
Ben Skeggs's avatar
Ben Skeggs committed
345
346
	int cur_playlist;

347
348
349
350
351
352
	int  (*init)(struct drm_device *);
	void (*takedown)(struct drm_device *);

	void (*disable)(struct drm_device *);
	void (*enable)(struct drm_device *);
	bool (*reassign)(struct drm_device *, bool enable);
353
	bool (*cache_pull)(struct drm_device *dev, bool enable);
354
355
356
357
358
359
360

	int  (*channel_id)(struct drm_device *);

	int  (*create_context)(struct nouveau_channel *);
	void (*destroy_context)(struct nouveau_channel *);
	int  (*load_context)(struct nouveau_channel *);
	int  (*unload_context)(struct drm_device *);
361
	void (*tlb_flush)(struct drm_device *dev);
362
363
364
365
};

struct nouveau_pgraph_engine {
	bool accel_blocked;
366
	bool registered;
367
	int grctx_size;
368
	void *priv;
369

370
	/* NV2x/NV3x context table (0x400780) */
371
	struct nouveau_gpuobj *ctx_table;
372

373
374
375
376
377
378
379
380
381
382
	int  (*init)(struct drm_device *);
	void (*takedown)(struct drm_device *);

	void (*fifo_access)(struct drm_device *, bool);

	struct nouveau_channel *(*channel)(struct drm_device *);
	int  (*create_context)(struct nouveau_channel *);
	void (*destroy_context)(struct nouveau_channel *);
	int  (*load_context)(struct nouveau_channel *);
	int  (*unload_context)(struct drm_device *);
383
	void (*tlb_flush)(struct drm_device *dev);
384

385
	void (*set_tile_region)(struct drm_device *dev, int i);
386
387
};

388
389
390
391
392
393
394
395
struct nouveau_display_engine {
	int (*early_init)(struct drm_device *);
	void (*late_takedown)(struct drm_device *);
	int (*create)(struct drm_device *);
	int (*init)(struct drm_device *);
	void (*destroy)(struct drm_device *);
};

396
struct nouveau_gpio_engine {
397
398
	void *priv;

399
400
401
402
403
404
	int  (*init)(struct drm_device *);
	void (*takedown)(struct drm_device *);

	int  (*get)(struct drm_device *, enum dcb_gpio_tag);
	int  (*set)(struct drm_device *, enum dcb_gpio_tag, int state);

405
406
407
408
409
	int  (*irq_register)(struct drm_device *, enum dcb_gpio_tag,
			     void (*)(void *, int), void *);
	void (*irq_unregister)(struct drm_device *, enum dcb_gpio_tag,
			       void (*)(void *, int), void *);
	bool (*irq_enable)(struct drm_device *, enum dcb_gpio_tag, bool on);
410
411
};

412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
struct nouveau_pm_voltage_level {
	u8 voltage;
	u8 vid;
};

struct nouveau_pm_voltage {
	bool supported;
	u8 vid_mask;

	struct nouveau_pm_voltage_level *level;
	int nr_level;
};

#define NOUVEAU_PM_MAX_LEVEL 8
struct nouveau_pm_level {
	struct device_attribute dev_attr;
	char name[32];
	int id;

	u32 core;
	u32 memory;
	u32 shader;
	u32 unk05;

	u8 voltage;
	u8 fanspeed;
438
439

	u16 memscript;
440
441
};

442
443
444
445
446
447
448
449
450
451
452
453
454
455
struct nouveau_pm_temp_sensor_constants {
	u16 offset_constant;
	s16 offset_mult;
	u16 offset_div;
	u16 slope_mult;
	u16 slope_div;
};

struct nouveau_pm_threshold_temp {
	s16 critical;
	s16 down_clock;
	s16 fan_boost;
};

456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
struct nouveau_pm_memtiming {
	u32 reg_100220;
	u32 reg_100224;
	u32 reg_100228;
	u32 reg_10022c;
	u32 reg_100230;
	u32 reg_100234;
	u32 reg_100238;
	u32 reg_10023c;
};

struct nouveau_pm_memtimings {
	bool supported;
	struct nouveau_pm_memtiming *timing;
	int nr_timing;
};

473
474
475
476
struct nouveau_pm_engine {
	struct nouveau_pm_voltage voltage;
	struct nouveau_pm_level perflvl[NOUVEAU_PM_MAX_LEVEL];
	int nr_perflvl;
477
	struct nouveau_pm_memtimings memtimings;
478
479
	struct nouveau_pm_temp_sensor_constants sensor_constants;
	struct nouveau_pm_threshold_temp threshold_temp;
480
481
482
483

	struct nouveau_pm_level boot;
	struct nouveau_pm_level *cur;

484
	struct device *hwmon;
485
	struct notifier_block acpi_nb;
486

487
	int (*clock_get)(struct drm_device *, u32 id);
488
489
	void *(*clock_pre)(struct drm_device *, struct nouveau_pm_level *,
			   u32 id, int khz);
490
491
492
493
494
	void (*clock_set)(struct drm_device *, void *);
	int (*voltage_get)(struct drm_device *);
	int (*voltage_set)(struct drm_device *, int voltage);
	int (*fanspeed_get)(struct drm_device *);
	int (*fanspeed_set)(struct drm_device *, int fanspeed);
495
	int (*temp_get)(struct drm_device *);
496
497
};

498
499
500
501
502
503
504
505
506
507
struct nouveau_crypt_engine {
	bool registered;

	int  (*init)(struct drm_device *);
	void (*takedown)(struct drm_device *);
	int  (*create_context)(struct nouveau_channel *);
	void (*destroy_context)(struct nouveau_channel *);
	void (*tlb_flush)(struct drm_device *dev);
};

508
509
510
511
512
513
514
515
516
struct nouveau_vram_engine {
	int  (*init)(struct drm_device *);
	int  (*get)(struct drm_device *, u64, u32 align, u32 size_nc,
		    u32 type, struct nouveau_vram **);
	void (*put)(struct drm_device *, struct nouveau_vram **);

	bool (*flags_valid)(struct drm_device *, u32 tile_flags);
};

517
518
519
520
521
522
523
struct nouveau_engine {
	struct nouveau_instmem_engine instmem;
	struct nouveau_mc_engine      mc;
	struct nouveau_timer_engine   timer;
	struct nouveau_fb_engine      fb;
	struct nouveau_pgraph_engine  graph;
	struct nouveau_fifo_engine    fifo;
524
	struct nouveau_display_engine display;
525
	struct nouveau_gpio_engine    gpio;
526
	struct nouveau_pm_engine      pm;
527
	struct nouveau_crypt_engine   crypt;
528
	struct nouveau_vram_engine    vram;
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
};

struct nouveau_pll_vals {
	union {
		struct {
#ifdef __BIG_ENDIAN
			uint8_t N1, M1, N2, M2;
#else
			uint8_t M1, N1, M2, N2;
#endif
		};
		struct {
			uint16_t NM1, NM2;
		} __attribute__((packed));
	};
	int log2P;

	int refclk;
};

enum nv04_fp_display_regs {
	FP_DISPLAY_END,
	FP_TOTAL,
	FP_CRTC,
	FP_SYNC_START,
	FP_SYNC_END,
	FP_VALID_START,
	FP_VALID_END
};

struct nv04_crtc_reg {
560
	unsigned char MiscOutReg;
561
	uint8_t CRTC[0xa0];
562
563
564
565
	uint8_t CR58[0x10];
	uint8_t Sequencer[5];
	uint8_t Graphics[9];
	uint8_t Attribute[21];
566
	unsigned char DAC[768];
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613

	/* PCRTC regs */
	uint32_t fb_start;
	uint32_t crtc_cfg;
	uint32_t cursor_cfg;
	uint32_t gpio_ext;
	uint32_t crtc_830;
	uint32_t crtc_834;
	uint32_t crtc_850;
	uint32_t crtc_eng_ctrl;

	/* PRAMDAC regs */
	uint32_t nv10_cursync;
	struct nouveau_pll_vals pllvals;
	uint32_t ramdac_gen_ctrl;
	uint32_t ramdac_630;
	uint32_t ramdac_634;
	uint32_t tv_setup;
	uint32_t tv_vtotal;
	uint32_t tv_vskew;
	uint32_t tv_vsync_delay;
	uint32_t tv_htotal;
	uint32_t tv_hskew;
	uint32_t tv_hsync_delay;
	uint32_t tv_hsync_delay2;
	uint32_t fp_horiz_regs[7];
	uint32_t fp_vert_regs[7];
	uint32_t dither;
	uint32_t fp_control;
	uint32_t dither_regs[6];
	uint32_t fp_debug_0;
	uint32_t fp_debug_1;
	uint32_t fp_debug_2;
	uint32_t fp_margin_color;
	uint32_t ramdac_8c0;
	uint32_t ramdac_a20;
	uint32_t ramdac_a24;
	uint32_t ramdac_a34;
	uint32_t ctv_regs[38];
};

struct nv04_output_reg {
	uint32_t output;
	int head;
};

struct nv04_mode_state {
614
	struct nv04_crtc_reg crtc_reg[2];
615
616
617
618
619
620
621
622
623
624
625
	uint32_t pllsel;
	uint32_t sel_clk;
};

enum nouveau_card_type {
	NV_04      = 0x00,
	NV_10      = 0x10,
	NV_20      = 0x20,
	NV_30      = 0x30,
	NV_40      = 0x40,
	NV_50      = 0x50,
626
	NV_C0      = 0xc0,
627
628
629
630
631
632
633
634
635
636
637
638
};

struct drm_nouveau_private {
	struct drm_device *dev;

	/* the card type, takes NV_* as values */
	enum nouveau_card_type card_type;
	/* exact chipset, derived from NV_PMC_BOOT_0 */
	int chipset;
	int flags;

	void __iomem *mmio;
639

640
	spinlock_t ramin_lock;
641
	void __iomem *ramin;
642
643
644
	u32 ramin_size;
	u32 ramin_base;
	bool ramin_available;
645
646
	struct drm_mm ramin_heap;
	struct list_head gpuobj_list;
647
	struct list_head classes;
648

649
650
	struct nouveau_bo *vga_ram;

Ben Skeggs's avatar
Ben Skeggs committed
651
	/* interrupt handling */
652
	void (*irq_handler[32])(struct drm_device *);
Ben Skeggs's avatar
Ben Skeggs committed
653
	bool msi_enabled;
654
655
	struct workqueue_struct *wq;
	struct work_struct irq_work;
656

657
658
659
	struct list_head vbl_waiting;

	struct {
660
		struct drm_global_reference mem_global_ref;
661
662
663
664
665
		struct ttm_bo_global_ref bo_global_ref;
		struct ttm_bo_device bdev;
		atomic_t validate_sequence;
	} ttm;

666
667
668
669
670
671
	struct {
		spinlock_t lock;
		struct drm_mm heap;
		struct nouveau_bo *bo;
	} fence;

672
673
674
675
	struct {
		spinlock_t lock;
		struct nouveau_channel *ptr[NOUVEAU_MAX_CHANNEL_NR];
	} channels;
676
677
678
679

	struct nouveau_engine engine;
	struct nouveau_channel *channel;

680
681
682
	/* For PFIFO and PGRAPH. */
	spinlock_t context_switch_lock;

683
	/* RAMIN configuration, RAMFC, RAMHT and RAMRO offsets */
684
685
686
687
	struct nouveau_ramht  *ramht;
	struct nouveau_gpuobj *ramfc;
	struct nouveau_gpuobj *ramro;

688
689
690
691
692
693
694
695
696
697
698
699
700
	uint32_t ramin_rsvd_vram;

	struct {
		enum {
			NOUVEAU_GART_NONE = 0,
			NOUVEAU_GART_AGP,
			NOUVEAU_GART_SGDMA
		} type;
		uint64_t aper_base;
		uint64_t aper_size;
		uint64_t aper_free;

		struct nouveau_gpuobj *sg_ctxdma;
701
		struct nouveau_vma vma;
702
703
	} gart_info;

704
	/* nv10-nv40 tiling regions */
705
706
707
708
	struct {
		struct nouveau_tile_reg reg[NOUVEAU_MAX_TILE_NR];
		spinlock_t lock;
	} tile;
709

710
711
712
	/* VRAM/fb configuration */
	uint64_t vram_size;
	uint64_t vram_sys_base;
713
	u32 vram_rblock_size;
714
715
716
717
718
719
720

	uint64_t fb_phys;
	uint64_t fb_available_size;
	uint64_t fb_mappable_pages;
	uint64_t fb_aper_free;
	int fb_mtrr;

721
722
723
724
	/* BAR control (NV50-) */
	struct nouveau_vm *bar1_vm;
	struct nouveau_vm *bar3_vm;

725
	/* G8x/G9x virtual address space */
726
	struct nouveau_vm *chan_vm;
727

728
	struct nvbios vbios;
729
730
731
732
733
734
735
736
737
738
739
740
741
742

	struct nv04_mode_state mode_reg;
	struct nv04_mode_state saved_reg;
	uint32_t saved_vga_font[4][16384];
	uint32_t crtc_owner;
	uint32_t dac_users[4];

	struct nouveau_suspend_resume {
		uint32_t *ramin_copy;
	} susres;

	struct backlight_device *backlight;

	struct nouveau_channel *evo;
743
	u32 evo_alloc;
744
745
746
747
748
	struct {
		struct dcb_entry *dcb;
		u16 script;
		u32 pclk;
	} evo_irq;
749
750
751
752

	struct {
		struct dentry *channel_root;
	} debugfs;
753

754
	struct nouveau_fbdev *nfbdev;
755
	struct apertures_struct *apertures;
756
757
};

758
759
760
761
762
763
static inline struct drm_nouveau_private *
nouveau_private(struct drm_device *dev)
{
	return dev->dev_private;
}

764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
static inline struct drm_nouveau_private *
nouveau_bdev(struct ttm_bo_device *bd)
{
	return container_of(bd, struct drm_nouveau_private, ttm.bdev);
}

static inline int
nouveau_bo_ref(struct nouveau_bo *ref, struct nouveau_bo **pnvbo)
{
	struct nouveau_bo *prev;

	if (!pnvbo)
		return -EINVAL;
	prev = *pnvbo;

	*pnvbo = ref ? nouveau_bo(ttm_bo_reference(&ref->bo)) : NULL;
	if (prev) {
		struct ttm_buffer_object *bo = &prev->bo;

		ttm_bo_unref(&bo);
	}

	return 0;
}

/* nouveau_drv.c */
790
extern int nouveau_agpmode;
791
792
793
794
795
796
extern int nouveau_duallink;
extern int nouveau_uscript_lvds;
extern int nouveau_uscript_tmds;
extern int nouveau_vram_pushbuf;
extern int nouveau_vram_notify;
extern int nouveau_fbpercrtc;
797
extern int nouveau_tv_disable;
798
799
800
extern char *nouveau_tv_norm;
extern int nouveau_reg_debug;
extern char *nouveau_vbios;
801
extern int nouveau_ignorelid;
802
803
extern int nouveau_nofbaccel;
extern int nouveau_noaccel;
804
extern int nouveau_force_post;
805
extern int nouveau_override_conntype;
806
807
extern char *nouveau_perflvl;
extern int nouveau_perflvl_wr;
Ben Skeggs's avatar
Ben Skeggs committed
808
extern int nouveau_msi;
809

810
811
812
extern int nouveau_pci_suspend(struct pci_dev *pdev, pm_message_t pm_state);
extern int nouveau_pci_resume(struct pci_dev *pdev);

813
814
815
816
817
818
819
820
821
822
/* nouveau_state.c */
extern void nouveau_preclose(struct drm_device *dev, struct drm_file *);
extern int  nouveau_load(struct drm_device *, unsigned long flags);
extern int  nouveau_firstopen(struct drm_device *);
extern void nouveau_lastclose(struct drm_device *);
extern int  nouveau_unload(struct drm_device *);
extern int  nouveau_ioctl_getparam(struct drm_device *, void *data,
				   struct drm_file *);
extern int  nouveau_ioctl_setparam(struct drm_device *, void *data,
				   struct drm_file *);
823
824
825
826
extern bool nouveau_wait_eq(struct drm_device *, uint64_t timeout,
			    uint32_t reg, uint32_t mask, uint32_t val);
extern bool nouveau_wait_ne(struct drm_device *, uint64_t timeout,
			    uint32_t reg, uint32_t mask, uint32_t val);
827
828
829
830
extern bool nouveau_wait_for_idle(struct drm_device *);
extern int  nouveau_card_init(struct drm_device *);

/* nouveau_mem.c */
831
832
833
834
extern int  nouveau_mem_vram_init(struct drm_device *);
extern void nouveau_mem_vram_fini(struct drm_device *);
extern int  nouveau_mem_gart_init(struct drm_device *);
extern void nouveau_mem_gart_fini(struct drm_device *);
835
extern int  nouveau_mem_init_agp(struct drm_device *);
836
extern int  nouveau_mem_reset_agp(struct drm_device *);
837
extern void nouveau_mem_close(struct drm_device *);
838
839
extern int  nouveau_mem_detect(struct drm_device *);
extern bool nouveau_mem_flags_valid(struct drm_device *, u32 tile_flags);
840
841
842
843
844
845
extern struct nouveau_tile_reg *nv10_mem_set_tiling(
	struct drm_device *dev, uint32_t addr, uint32_t size,
	uint32_t pitch, uint32_t flags);
extern void nv10_mem_put_tile_region(struct drm_device *dev,
				     struct nouveau_tile_reg *tile,
				     struct nouveau_fence *fence);
846
extern const struct ttm_mem_type_manager_func nouveau_vram_manager;
847

848
849
850
/* nvc0_vram.c */
extern const struct ttm_mem_type_manager_func nvc0_vram_manager;

851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
/* nouveau_notifier.c */
extern int  nouveau_notifier_init_channel(struct nouveau_channel *);
extern void nouveau_notifier_takedown_channel(struct nouveau_channel *);
extern int  nouveau_notifier_alloc(struct nouveau_channel *, uint32_t handle,
				   int cout, uint32_t *offset);
extern int  nouveau_notifier_offset(struct nouveau_gpuobj *, uint32_t *);
extern int  nouveau_ioctl_notifier_alloc(struct drm_device *, void *data,
					 struct drm_file *);
extern int  nouveau_ioctl_notifier_free(struct drm_device *, void *data,
					struct drm_file *);

/* nouveau_channel.c */
extern struct drm_ioctl_desc nouveau_ioctls[];
extern int nouveau_max_ioctl;
extern void nouveau_channel_cleanup(struct drm_device *, struct drm_file *);
extern int  nouveau_channel_alloc(struct drm_device *dev,
				  struct nouveau_channel **chan,
				  struct drm_file *file_priv,
				  uint32_t fb_ctxdma, uint32_t tt_ctxdma);
870
extern struct nouveau_channel *
871
872
nouveau_channel_get_unlocked(struct nouveau_channel *);
extern struct nouveau_channel *
873
nouveau_channel_get(struct drm_device *, struct drm_file *, int id);
874
extern void nouveau_channel_put_unlocked(struct nouveau_channel **);
875
extern void nouveau_channel_put(struct nouveau_channel **);
876
877
extern void nouveau_channel_ref(struct nouveau_channel *chan,
				struct nouveau_channel **pchan);
878
extern void nouveau_channel_idle(struct nouveau_channel *chan);
879
880

/* nouveau_object.c */
881
882
883
884
885
886
887
888
889
890
891
892
#define NVOBJ_CLASS(d,c,e) do {                                                \
	int ret = nouveau_gpuobj_class_new((d), (c), NVOBJ_ENGINE_##e);        \
	if (ret)                                                               \
		return ret;                                                    \
} while(0)

#define NVOBJ_MTHD(d,c,m,e) do {                                               \
	int ret = nouveau_gpuobj_mthd_new((d), (c), (m), (e));                 \
	if (ret)                                                               \
		return ret;                                                    \
} while(0)

893
894
895
896
897
extern int  nouveau_gpuobj_early_init(struct drm_device *);
extern int  nouveau_gpuobj_init(struct drm_device *);
extern void nouveau_gpuobj_takedown(struct drm_device *);
extern int  nouveau_gpuobj_suspend(struct drm_device *dev);
extern void nouveau_gpuobj_resume(struct drm_device *dev);
898
899
900
901
902
extern int  nouveau_gpuobj_class_new(struct drm_device *, u32 class, u32 eng);
extern int  nouveau_gpuobj_mthd_new(struct drm_device *, u32 class, u32 mthd,
				    int (*exec)(struct nouveau_channel *,
					        u32 class, u32 mthd, u32 data));
extern int  nouveau_gpuobj_mthd_call(struct nouveau_channel *, u32, u32, u32);
903
extern int  nouveau_gpuobj_mthd_call2(struct drm_device *, int, u32, u32, u32);
904
905
906
907
908
909
extern int nouveau_gpuobj_channel_init(struct nouveau_channel *,
				       uint32_t vram_h, uint32_t tt_h);
extern void nouveau_gpuobj_channel_takedown(struct nouveau_channel *);
extern int nouveau_gpuobj_new(struct drm_device *, struct nouveau_channel *,
			      uint32_t size, int align, uint32_t flags,
			      struct nouveau_gpuobj **);
910
911
extern void nouveau_gpuobj_ref(struct nouveau_gpuobj *,
			       struct nouveau_gpuobj **);
912
913
extern int nouveau_gpuobj_new_fake(struct drm_device *, u32 pinst, u64 vinst,
				   u32 size, u32 flags,
914
				   struct nouveau_gpuobj **);
915
916
917
extern int nouveau_gpuobj_dma_new(struct nouveau_channel *, int class,
				  uint64_t offset, uint64_t size, int access,
				  int target, struct nouveau_gpuobj **);
918
extern int nouveau_gpuobj_gr_new(struct nouveau_channel *, u32 handle, int class);
919
920
921
922
923
924
extern int nv50_gpuobj_dma_new(struct nouveau_channel *, int class, u64 base,
			       u64 size, int target, int access, u32 type,
			       u32 comp, struct nouveau_gpuobj **pobj);
extern void nv50_gpuobj_dma_init(struct nouveau_gpuobj *, u32 offset,
				 int class, u64 base, u64 size, int target,
				 int access, u32 type, u32 comp);
925
926
927
928
929
930
extern int nouveau_ioctl_grobj_alloc(struct drm_device *, void *data,
				     struct drm_file *);
extern int nouveau_ioctl_gpuobj_free(struct drm_device *, void *data,
				     struct drm_file *);

/* nouveau_irq.c */
Ben Skeggs's avatar
Ben Skeggs committed
931
932
extern int         nouveau_irq_init(struct drm_device *);
extern void        nouveau_irq_fini(struct drm_device *);
933
extern irqreturn_t nouveau_irq_handler(DRM_IRQ_ARGS);
934
935
936
extern void        nouveau_irq_register(struct drm_device *, int status_bit,
					void (*)(struct drm_device *));
extern void        nouveau_irq_unregister(struct drm_device *, int status_bit);
937
938
939
940
941
942
943
extern void        nouveau_irq_preinstall(struct drm_device *);
extern int         nouveau_irq_postinstall(struct drm_device *);
extern void        nouveau_irq_uninstall(struct drm_device *);

/* nouveau_sgdma.c */
extern int nouveau_sgdma_init(struct drm_device *);
extern void nouveau_sgdma_takedown(struct drm_device *);
944
945
extern uint32_t nouveau_sgdma_get_physical(struct drm_device *,
					   uint32_t offset);
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
extern struct ttm_backend *nouveau_sgdma_init_ttm(struct drm_device *);

/* nouveau_debugfs.c */
#if defined(CONFIG_DRM_NOUVEAU_DEBUG)
extern int  nouveau_debugfs_init(struct drm_minor *);
extern void nouveau_debugfs_takedown(struct drm_minor *);
extern int  nouveau_debugfs_channel_init(struct nouveau_channel *);
extern void nouveau_debugfs_channel_fini(struct nouveau_channel *);
#else
static inline int
nouveau_debugfs_init(struct drm_minor *minor)
{
	return 0;
}

static inline void nouveau_debugfs_takedown(struct drm_minor *minor)
{
}

static inline int
nouveau_debugfs_channel_init(struct nouveau_channel *chan)
{
	return 0;
}

static inline void
nouveau_debugfs_channel_fini(struct nouveau_channel *chan)
{
}
#endif

/* nouveau_dma.c */
978
extern void nouveau_dma_pre_init(struct nouveau_channel *);
979
extern int  nouveau_dma_init(struct nouveau_channel *);
980
extern int  nouveau_dma_wait(struct nouveau_channel *, int slots, int size);
981
982

/* nouveau_acpi.c */
983
#define ROM_BIOS_PAGE 4096
984
#if defined(CONFIG_ACPI)
985
986
void nouveau_register_dsm_handler(void);
void nouveau_unregister_dsm_handler(void);
987
988
int nouveau_acpi_get_bios_chunk(uint8_t *bios, int offset, int len);
bool nouveau_acpi_rom_supported(struct pci_dev *pdev);
989
int nouveau_acpi_edid(struct drm_device *, struct drm_connector *);
990
991
992
#else
static inline void nouveau_register_dsm_handler(void) {}
static inline void nouveau_unregister_dsm_handler(void) {}
993
994
static inline bool nouveau_acpi_rom_supported(struct pci_dev *pdev) { return false; }
static inline int nouveau_acpi_get_bios_chunk(uint8_t *bios, int offset, int len) { return -EINVAL; }
995
static inline int nouveau_acpi_edid(struct drm_device *dev, struct drm_connector *connector) { return -EINVAL; }
996
#endif
997
998
999
1000

/* nouveau_backlight.c */
#ifdef CONFIG_DRM_NOUVEAU_BACKLIGHT
extern int nouveau_backlight_init(struct drm_device *);