hda_intel.c 75.3 KB
Newer Older
Linus Torvalds's avatar
Linus Torvalds committed
1
2
/*
 *
3
4
 *  hda_intel.c - Implementation of primary alsa driver code base
 *                for Intel HD Audio.
Linus Torvalds's avatar
Linus Torvalds committed
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
 *
 *  Copyright(c) 2004 Intel Corporation. All rights reserved.
 *
 *  Copyright (c) 2004 Takashi Iwai <tiwai@suse.de>
 *                     PeiSen Hou <pshou@realtek.com.tw>
 *
 *  This program is free software; you can redistribute it and/or modify it
 *  under the terms of the GNU General Public License as published by the Free
 *  Software Foundation; either version 2 of the License, or (at your option)
 *  any later version.
 *
 *  This program is distributed in the hope that it will be useful, but WITHOUT
 *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 *  more details.
 *
 *  You should have received a copy of the GNU General Public License along with
 *  this program; if not, write to the Free Software Foundation, Inc., 59
 *  Temple Place - Suite 330, Boston, MA  02111-1307, USA.
 *
 *  CONTACTS:
 *
 *  Matt Jared		matt.jared@intel.com
 *  Andy Kopp		andy.kopp@intel.com
 *  Dan Kogan		dan.d.kogan@intel.com
 *
 *  CHANGES:
 *
 *  2004.12.01	Major rewrite by tiwai, merged the work of pshou
 * 
 */

#include <asm/io.h>
#include <linux/delay.h>
#include <linux/interrupt.h>
40
#include <linux/kernel.h>
Linus Torvalds's avatar
Linus Torvalds committed
41
#include <linux/module.h>
42
#include <linux/dma-mapping.h>
Linus Torvalds's avatar
Linus Torvalds committed
43
44
45
46
#include <linux/moduleparam.h>
#include <linux/init.h>
#include <linux/slab.h>
#include <linux/pci.h>
47
#include <linux/mutex.h>
Takashi Iwai's avatar
Takashi Iwai committed
48
#include <linux/reboot.h>
Linus Torvalds's avatar
Linus Torvalds committed
49
50
51
52
53
#include <sound/core.h>
#include <sound/initval.h>
#include "hda_codec.h"


54
55
56
57
58
static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX;
static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR;
static int enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP;
static char *model[SNDRV_CARDS];
static int position_fix[SNDRV_CARDS];
59
static int bdl_pos_adj[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
60
static int probe_mask[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
61
static int probe_only[SNDRV_CARDS];
62
static int single_cmd;
63
static int enable_msi = -1;
64
65
66
#ifdef CONFIG_SND_HDA_PATCH_LOADER
static char *patch[SNDRV_CARDS];
#endif
67
68
69
70
#ifdef CONFIG_SND_HDA_INPUT_BEEP
static int beep_mode[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] =
					CONFIG_SND_HDA_INPUT_BEEP_MODE};
#endif
Linus Torvalds's avatar
Linus Torvalds committed
71

72
module_param_array(index, int, NULL, 0444);
Linus Torvalds's avatar
Linus Torvalds committed
73
MODULE_PARM_DESC(index, "Index value for Intel HD audio interface.");
74
module_param_array(id, charp, NULL, 0444);
Linus Torvalds's avatar
Linus Torvalds committed
75
MODULE_PARM_DESC(id, "ID string for Intel HD audio interface.");
76
77
78
module_param_array(enable, bool, NULL, 0444);
MODULE_PARM_DESC(enable, "Enable Intel HD audio interface.");
module_param_array(model, charp, NULL, 0444);
Linus Torvalds's avatar
Linus Torvalds committed
79
MODULE_PARM_DESC(model, "Use the given board model.");
80
module_param_array(position_fix, int, NULL, 0444);
81
MODULE_PARM_DESC(position_fix, "Fix DMA pointer "
82
		 "(0 = auto, 1 = none, 2 = POSBUF).");
83
84
module_param_array(bdl_pos_adj, int, NULL, 0644);
MODULE_PARM_DESC(bdl_pos_adj, "BDL position adjustment offset.");
85
module_param_array(probe_mask, int, NULL, 0444);
86
MODULE_PARM_DESC(probe_mask, "Bitmask to probe codecs (default = -1).");
87
module_param_array(probe_only, int, NULL, 0444);
88
MODULE_PARM_DESC(probe_only, "Only probing and no codec initialization.");
89
module_param(single_cmd, bool, 0444);
90
91
MODULE_PARM_DESC(single_cmd, "Use single command to communicate with codecs "
		 "(for debugging only).");
92
module_param(enable_msi, int, 0444);
93
MODULE_PARM_DESC(enable_msi, "Enable Message Signaled Interrupt (MSI)");
94
95
96
97
#ifdef CONFIG_SND_HDA_PATCH_LOADER
module_param_array(patch, charp, NULL, 0444);
MODULE_PARM_DESC(patch, "Patch file for Intel HD audio interface.");
#endif
98
99
100
101
102
#ifdef CONFIG_SND_HDA_INPUT_BEEP
module_param_array(beep_mode, int, NULL, 0444);
MODULE_PARM_DESC(beep_mode, "Select HDA Beep registration mode "
			    "(0=off, 1=on, 2=mute switch on/off) (default=1).");
#endif
103

104
#ifdef CONFIG_SND_HDA_POWER_SAVE
105
106
107
108
static int power_save = CONFIG_SND_HDA_POWER_SAVE_DEFAULT;
module_param(power_save, int, 0644);
MODULE_PARM_DESC(power_save, "Automatic power-saving timeout "
		 "(in second, 0 = disable).");
Linus Torvalds's avatar
Linus Torvalds committed
109

110
111
112
113
114
115
116
117
118
/* reset the HD-audio controller in power save mode.
 * this may give more power-saving, but will take longer time to
 * wake up.
 */
static int power_save_controller = 1;
module_param(power_save_controller, bool, 0644);
MODULE_PARM_DESC(power_save_controller, "Reset controller in power save mode.");
#endif

Linus Torvalds's avatar
Linus Torvalds committed
119
120
121
MODULE_LICENSE("GPL");
MODULE_SUPPORTED_DEVICE("{{Intel, ICH6},"
			 "{Intel, ICH6M},"
122
			 "{Intel, ICH7},"
123
			 "{Intel, ESB2},"
124
			 "{Intel, ICH8},"
125
			 "{Intel, ICH9},"
126
			 "{Intel, ICH10},"
127
			 "{Intel, PCH},"
128
			 "{Intel, CPT},"
129
			 "{Intel, SCH},"
130
			 "{ATI, SB450},"
131
			 "{ATI, SB600},"
132
			 "{ATI, RS600},"
133
			 "{ATI, RS690},"
134
135
			 "{ATI, RS780},"
			 "{ATI, R600},"
136
137
			 "{ATI, RV630},"
			 "{ATI, RV610},"
138
139
140
141
			 "{ATI, RV670},"
			 "{ATI, RV635},"
			 "{ATI, RV620},"
			 "{ATI, RV770},"
142
			 "{VIA, VT8251},"
143
			 "{VIA, VT8237A},"
144
145
			 "{SiS, SIS966},"
			 "{ULI, M5461}}");
Linus Torvalds's avatar
Linus Torvalds committed
146
147
MODULE_DESCRIPTION("Intel HDA driver");

148
149
150
#ifdef CONFIG_SND_VERBOSE_PRINTK
#define SFX	/* nop */
#else
Linus Torvalds's avatar
Linus Torvalds committed
151
#define SFX	"hda-intel: "
152
#endif
153

Linus Torvalds's avatar
Linus Torvalds committed
154
155
156
157
/*
 * registers
 */
#define ICH6_REG_GCAP			0x00
158
159
160
161
162
#define   ICH6_GCAP_64OK	(1 << 0)   /* 64bit address support */
#define   ICH6_GCAP_NSDO	(3 << 1)   /* # of serial data out signals */
#define   ICH6_GCAP_BSS		(31 << 3)  /* # of bidirectional streams */
#define   ICH6_GCAP_ISS		(15 << 8)  /* # of input streams */
#define   ICH6_GCAP_OSS		(15 << 12) /* # of output streams */
Linus Torvalds's avatar
Linus Torvalds committed
163
164
165
166
167
#define ICH6_REG_VMIN			0x02
#define ICH6_REG_VMAJ			0x03
#define ICH6_REG_OUTPAY			0x04
#define ICH6_REG_INPAY			0x06
#define ICH6_REG_GCTL			0x08
168
#define   ICH6_GCTL_RESET	(1 << 0)   /* controller reset */
169
170
#define   ICH6_GCTL_FCNTRL	(1 << 1)   /* flush control */
#define   ICH6_GCTL_UNSOL	(1 << 8)   /* accept unsol. response enable */
Linus Torvalds's avatar
Linus Torvalds committed
171
172
173
#define ICH6_REG_WAKEEN			0x0c
#define ICH6_REG_STATESTS		0x0e
#define ICH6_REG_GSTS			0x10
174
#define   ICH6_GSTS_FSTS	(1 << 1)   /* flush status */
Linus Torvalds's avatar
Linus Torvalds committed
175
176
#define ICH6_REG_INTCTL			0x20
#define ICH6_REG_INTSTS			0x24
177
#define ICH6_REG_WALLCLK		0x30	/* 24Mhz source */
Linus Torvalds's avatar
Linus Torvalds committed
178
179
180
181
#define ICH6_REG_SYNC			0x34	
#define ICH6_REG_CORBLBASE		0x40
#define ICH6_REG_CORBUBASE		0x44
#define ICH6_REG_CORBWP			0x48
182
183
#define ICH6_REG_CORBRP			0x4a
#define   ICH6_CORBRP_RST	(1 << 15)  /* read pointer reset */
Linus Torvalds's avatar
Linus Torvalds committed
184
#define ICH6_REG_CORBCTL		0x4c
185
186
#define   ICH6_CORBCTL_RUN	(1 << 1)   /* enable DMA */
#define   ICH6_CORBCTL_CMEIE	(1 << 0)   /* enable memory error irq */
Linus Torvalds's avatar
Linus Torvalds committed
187
#define ICH6_REG_CORBSTS		0x4d
188
#define   ICH6_CORBSTS_CMEI	(1 << 0)   /* memory error indication */
Linus Torvalds's avatar
Linus Torvalds committed
189
190
191
192
193
#define ICH6_REG_CORBSIZE		0x4e

#define ICH6_REG_RIRBLBASE		0x50
#define ICH6_REG_RIRBUBASE		0x54
#define ICH6_REG_RIRBWP			0x58
194
#define   ICH6_RIRBWP_RST	(1 << 15)  /* write pointer reset */
Linus Torvalds's avatar
Linus Torvalds committed
195
196
#define ICH6_REG_RINTCNT		0x5a
#define ICH6_REG_RIRBCTL		0x5c
197
198
199
#define   ICH6_RBCTL_IRQ_EN	(1 << 0)   /* enable IRQ */
#define   ICH6_RBCTL_DMA_EN	(1 << 1)   /* enable DMA */
#define   ICH6_RBCTL_OVERRUN_EN	(1 << 2)   /* enable overrun irq */
Linus Torvalds's avatar
Linus Torvalds committed
200
#define ICH6_REG_RIRBSTS		0x5d
201
202
#define   ICH6_RBSTS_IRQ	(1 << 0)   /* response irq */
#define   ICH6_RBSTS_OVERRUN	(1 << 2)   /* overrun irq */
Linus Torvalds's avatar
Linus Torvalds committed
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
#define ICH6_REG_RIRBSIZE		0x5e

#define ICH6_REG_IC			0x60
#define ICH6_REG_IR			0x64
#define ICH6_REG_IRS			0x68
#define   ICH6_IRS_VALID	(1<<1)
#define   ICH6_IRS_BUSY		(1<<0)

#define ICH6_REG_DPLBASE		0x70
#define ICH6_REG_DPUBASE		0x74
#define   ICH6_DPLBASE_ENABLE	0x1	/* Enable position buffer */

/* SD offset: SDI0=0x80, SDI1=0xa0, ... SDO3=0x160 */
enum { SDI0, SDI1, SDI2, SDI3, SDO0, SDO1, SDO2, SDO3 };

/* stream register offsets from stream base */
#define ICH6_REG_SD_CTL			0x00
#define ICH6_REG_SD_STS			0x03
#define ICH6_REG_SD_LPIB		0x04
#define ICH6_REG_SD_CBL			0x08
#define ICH6_REG_SD_LVI			0x0c
#define ICH6_REG_SD_FIFOW		0x0e
#define ICH6_REG_SD_FIFOSIZE		0x10
#define ICH6_REG_SD_FORMAT		0x12
#define ICH6_REG_SD_BDLPL		0x18
#define ICH6_REG_SD_BDLPU		0x1c

/* PCI space */
#define ICH6_PCIREG_TCSEL	0x44

/*
 * other constants
 */

/* max number of SDs */
238
239
240
241
242
243
244
245
/* ICH, ATI and VIA have 4 playback and 4 capture */
#define ICH6_NUM_CAPTURE	4
#define ICH6_NUM_PLAYBACK	4

/* ULI has 6 playback and 5 capture */
#define ULI_NUM_CAPTURE		5
#define ULI_NUM_PLAYBACK	6

246
247
248
249
/* ATI HDMI has 1 playback and 0 capture */
#define ATIHDMI_NUM_CAPTURE	0
#define ATIHDMI_NUM_PLAYBACK	1

250
251
252
253
/* TERA has 4 playback and 3 capture */
#define TERA_NUM_CAPTURE	3
#define TERA_NUM_PLAYBACK	4

254
255
256
/* this number is statically defined for simplicity */
#define MAX_AZX_DEV		16

Linus Torvalds's avatar
Linus Torvalds committed
257
/* max number of fragments - we may use more if allocating more pages for BDL */
258
259
260
#define BDL_SIZE		4096
#define AZX_MAX_BDL_ENTRIES	(BDL_SIZE / 16)
#define AZX_MAX_FRAG		32
Linus Torvalds's avatar
Linus Torvalds committed
261
262
263
264
265
266
267
268
/* max buffer size - no h/w limit, you can increase as you like */
#define AZX_MAX_BUF_SIZE	(1024*1024*1024)

/* RIRB int mask: overrun[2], response[0] */
#define RIRB_INT_RESPONSE	0x01
#define RIRB_INT_OVERRUN	0x04
#define RIRB_INT_MASK		0x05

269
/* STATESTS int mask: S3,SD2,SD1,SD0 */
270
271
#define AZX_MAX_CODECS		8
#define AZX_DEFAULT_CODECS	4
272
#define STATESTS_INT_MASK	((1 << AZX_MAX_CODECS) - 1)
Linus Torvalds's avatar
Linus Torvalds committed
273
274
275
276

/* SD_CTL bits */
#define SD_CTL_STREAM_RESET	0x01	/* stream reset bit */
#define SD_CTL_DMA_START	0x02	/* stream DMA start bit */
277
278
279
#define SD_CTL_STRIPE		(3 << 16)	/* stripe control */
#define SD_CTL_TRAFFIC_PRIO	(1 << 18)	/* traffic priority */
#define SD_CTL_DIR		(1 << 19)	/* bi-directional stream */
Linus Torvalds's avatar
Linus Torvalds committed
280
281
282
283
284
285
286
#define SD_CTL_STREAM_TAG_MASK	(0xf << 20)
#define SD_CTL_STREAM_TAG_SHIFT	20

/* SD_CTL and SD_STS */
#define SD_INT_DESC_ERR		0x10	/* descriptor error interrupt */
#define SD_INT_FIFO_ERR		0x08	/* FIFO error interrupt */
#define SD_INT_COMPLETE		0x04	/* completion interrupt */
287
288
#define SD_INT_MASK		(SD_INT_DESC_ERR|SD_INT_FIFO_ERR|\
				 SD_INT_COMPLETE)
Linus Torvalds's avatar
Linus Torvalds committed
289
290
291
292
293

/* SD_STS */
#define SD_STS_FIFO_READY	0x20	/* FIFO ready */

/* INTCTL and INTSTS */
294
295
296
#define ICH6_INT_ALL_STREAM	0xff	   /* all stream interrupts */
#define ICH6_INT_CTRL_EN	0x40000000 /* controller interrupt enable bit */
#define ICH6_INT_GLOBAL_EN	0x80000000 /* global interrupt enable bit */
Linus Torvalds's avatar
Linus Torvalds committed
297
298
299
300
301

/* below are so far hardcoded - should read registers in future */
#define ICH6_MAX_CORB_ENTRIES	256
#define ICH6_MAX_RIRB_ENTRIES	256

302
303
/* position fix mode */
enum {
304
	POS_FIX_AUTO,
305
	POS_FIX_LPIB,
306
	POS_FIX_POSBUF,
307
};
Linus Torvalds's avatar
Linus Torvalds committed
308

309
310
311
312
/* Defines for ATI HD Audio support in SB450 south bridge */
#define ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR   0x42
#define ATI_SB450_HDAUDIO_ENABLE_SNOOP      0x02

313
314
315
/* Defines for Nvidia HDA support */
#define NVIDIA_HDA_TRANSREG_ADDR      0x4e
#define NVIDIA_HDA_ENABLE_COHBITS     0x0f
316
317
318
#define NVIDIA_HDA_ISTRM_COH          0x4d
#define NVIDIA_HDA_OSTRM_COH          0x4c
#define NVIDIA_HDA_ENABLE_COHBIT      0x01
319

320
321
322
323
/* Defines for Intel SCH HDA snoop control */
#define INTEL_SCH_HDA_DEVC      0x78
#define INTEL_SCH_HDA_DEVC_NOSNOOP       (0x1<<11)

324
325
326
327
328
/* Define IN stream 0 FIFO size offset in VIA controller */
#define VIA_IN_STREAM0_FIFO_SIZE_OFFSET	0x90
/* Define VIA HD Audio Device ID*/
#define VIA_HDAC_DEVICE_ID		0x3288

329
330
/* HD Audio class code */
#define PCI_CLASS_MULTIMEDIA_HD_AUDIO	0x0403
331

Linus Torvalds's avatar
Linus Torvalds committed
332
333
334
/*
 */

335
struct azx_dev {
336
	struct snd_dma_buffer bdl; /* BDL buffer */
337
	u32 *posbuf;		/* position buffer pointer */
Linus Torvalds's avatar
Linus Torvalds committed
338

339
	unsigned int bufsize;	/* size of the play buffer in bytes */
340
	unsigned int period_bytes; /* size of the period in bytes */
341
342
	unsigned int frags;	/* number for period in the play buffer */
	unsigned int fifo_size;	/* FIFO size */
343
344
	unsigned long start_wallclk;	/* start + minimum wallclk */
	unsigned long period_wallclk;	/* wallclk for period */
Linus Torvalds's avatar
Linus Torvalds committed
345

346
	void __iomem *sd_addr;	/* stream descriptor pointer */
Linus Torvalds's avatar
Linus Torvalds committed
347

348
	u32 sd_int_sta_mask;	/* stream int status mask */
Linus Torvalds's avatar
Linus Torvalds committed
349
350

	/* pcm support */
351
352
353
354
355
356
	struct snd_pcm_substream *substream;	/* assigned substream,
						 * set in PCM open
						 */
	unsigned int format_val;	/* format value to be set in the
					 * controller and the codec
					 */
Linus Torvalds's avatar
Linus Torvalds committed
357
358
	unsigned char stream_tag;	/* assigned stream */
	unsigned char index;		/* stream index */
359
	int device;			/* last device number assigned to */
Linus Torvalds's avatar
Linus Torvalds committed
360

361
362
	unsigned int opened :1;
	unsigned int running :1;
363
	unsigned int irq_pending :1;
364
365
366
367
368
369
	/*
	 * For VIA:
	 *  A flag to ensure DMA position is 0
	 *  when link position is not greater than FIFO size
	 */
	unsigned int insufficient :1;
Linus Torvalds's avatar
Linus Torvalds committed
370
371
372
};

/* CORB/RIRB */
373
struct azx_rb {
Linus Torvalds's avatar
Linus Torvalds committed
374
375
376
377
378
379
	u32 *buf;		/* CORB/RIRB buffer
				 * Each CORB entry is 4byte, RIRB is 8byte
				 */
	dma_addr_t addr;	/* physical address of CORB/RIRB buffer */
	/* for RIRB */
	unsigned short rp, wp;	/* read/write pointers */
380
381
	int cmds[AZX_MAX_CODECS];	/* number of pending requests */
	u32 res[AZX_MAX_CODECS];	/* last read value */
Linus Torvalds's avatar
Linus Torvalds committed
382
383
};

384
385
struct azx {
	struct snd_card *card;
Linus Torvalds's avatar
Linus Torvalds committed
386
	struct pci_dev *pci;
387
	int dev_index;
Linus Torvalds's avatar
Linus Torvalds committed
388

389
390
391
392
393
394
395
396
	/* chip type specific */
	int driver_type;
	int playback_streams;
	int playback_index_offset;
	int capture_streams;
	int capture_index_offset;
	int num_streams;

Linus Torvalds's avatar
Linus Torvalds committed
397
398
399
400
401
402
403
	/* pci resources */
	unsigned long addr;
	void __iomem *remap_addr;
	int irq;

	/* locks */
	spinlock_t reg_lock;
404
	struct mutex open_mutex;
Linus Torvalds's avatar
Linus Torvalds committed
405

406
	/* streams (x num_streams) */
407
	struct azx_dev *azx_dev;
Linus Torvalds's avatar
Linus Torvalds committed
408
409

	/* PCM */
410
	struct snd_pcm *pcm[HDA_MAX_PCMS];
Linus Torvalds's avatar
Linus Torvalds committed
411
412
413

	/* HD codec */
	unsigned short codec_mask;
414
	int  codec_probe_mask; /* copied from probe_mask option */
Linus Torvalds's avatar
Linus Torvalds committed
415
	struct hda_bus *bus;
416
	unsigned int beep_mode;
Linus Torvalds's avatar
Linus Torvalds committed
417
418

	/* CORB/RIRB */
419
420
	struct azx_rb corb;
	struct azx_rb rirb;
Linus Torvalds's avatar
Linus Torvalds committed
421

422
	/* CORB/RIRB and position buffers */
Linus Torvalds's avatar
Linus Torvalds committed
423
424
	struct snd_dma_buffer rb;
	struct snd_dma_buffer posbuf;
425
426

	/* flags */
427
	int position_fix[2]; /* for both playback/capture streams */
428
	int poll_count;
429
	unsigned int running :1;
430
431
432
	unsigned int initialized :1;
	unsigned int single_cmd :1;
	unsigned int polling_mode :1;
433
	unsigned int msi :1;
434
	unsigned int irq_pending_warned :1;
435
	unsigned int via_dmapos_patch :1; /* enable DMA-position fix for VIA */
436
	unsigned int probing :1; /* codec probing phase */
437
438

	/* for debugging */
439
	unsigned int last_cmd[AZX_MAX_CODECS];
440
441
442

	/* for pending irqs */
	struct work_struct irq_pending_work;
Takashi Iwai's avatar
Takashi Iwai committed
443
444
445

	/* reboot notifier (for mysterious hangup problem at power-down) */
	struct notifier_block reboot_notifier;
Linus Torvalds's avatar
Linus Torvalds committed
446
447
};

448
449
450
/* driver types */
enum {
	AZX_DRIVER_ICH,
451
	AZX_DRIVER_PCH,
452
	AZX_DRIVER_SCH,
453
	AZX_DRIVER_ATI,
454
	AZX_DRIVER_ATIHDMI,
455
456
457
	AZX_DRIVER_VIA,
	AZX_DRIVER_SIS,
	AZX_DRIVER_ULI,
458
	AZX_DRIVER_NVIDIA,
459
	AZX_DRIVER_TERA,
460
	AZX_DRIVER_GENERIC,
461
	AZX_NUM_DRIVERS, /* keep this as last entry */
462
463
464
465
};

static char *driver_short_names[] __devinitdata = {
	[AZX_DRIVER_ICH] = "HDA Intel",
466
	[AZX_DRIVER_PCH] = "HDA Intel PCH",
467
	[AZX_DRIVER_SCH] = "HDA Intel MID",
468
	[AZX_DRIVER_ATI] = "HDA ATI SB",
469
	[AZX_DRIVER_ATIHDMI] = "HDA ATI HDMI",
470
471
	[AZX_DRIVER_VIA] = "HDA VIA VT82xx",
	[AZX_DRIVER_SIS] = "HDA SIS966",
472
473
	[AZX_DRIVER_ULI] = "HDA ULI M5461",
	[AZX_DRIVER_NVIDIA] = "HDA NVidia",
474
	[AZX_DRIVER_TERA] = "HDA Teradici", 
475
	[AZX_DRIVER_GENERIC] = "HD-Audio Generic",
476
477
};

Linus Torvalds's avatar
Linus Torvalds committed
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
/*
 * macros for easy use
 */
#define azx_writel(chip,reg,value) \
	writel(value, (chip)->remap_addr + ICH6_REG_##reg)
#define azx_readl(chip,reg) \
	readl((chip)->remap_addr + ICH6_REG_##reg)
#define azx_writew(chip,reg,value) \
	writew(value, (chip)->remap_addr + ICH6_REG_##reg)
#define azx_readw(chip,reg) \
	readw((chip)->remap_addr + ICH6_REG_##reg)
#define azx_writeb(chip,reg,value) \
	writeb(value, (chip)->remap_addr + ICH6_REG_##reg)
#define azx_readb(chip,reg) \
	readb((chip)->remap_addr + ICH6_REG_##reg)

#define azx_sd_writel(dev,reg,value) \
	writel(value, (dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_readl(dev,reg) \
	readl((dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_writew(dev,reg,value) \
	writew(value, (dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_readw(dev,reg) \
	readw((dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_writeb(dev,reg,value) \
	writeb(value, (dev)->sd_addr + ICH6_REG_##reg)
#define azx_sd_readb(dev,reg) \
	readb((dev)->sd_addr + ICH6_REG_##reg)

/* for pcm support */
508
#define get_azx_dev(substream) (substream->runtime->private_data)
Linus Torvalds's avatar
Linus Torvalds committed
509

510
static int azx_acquire_irq(struct azx *chip, int do_disconnect);
511
static int azx_send_cmd(struct hda_bus *bus, unsigned int val);
Linus Torvalds's avatar
Linus Torvalds committed
512
513
514
515
516
517
518
/*
 * Interface for HD codec
 */

/*
 * CORB / RIRB interface
 */
519
static int azx_alloc_cmd_io(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
520
521
522
523
{
	int err;

	/* single page (at least 4096 bytes) must suffice for both ringbuffes */
524
525
	err = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV,
				  snd_dma_pci_data(chip->pci),
Linus Torvalds's avatar
Linus Torvalds committed
526
527
528
529
530
531
532
533
				  PAGE_SIZE, &chip->rb);
	if (err < 0) {
		snd_printk(KERN_ERR SFX "cannot allocate CORB/RIRB\n");
		return err;
	}
	return 0;
}

534
static void azx_init_cmd_io(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
535
{
536
	spin_lock_irq(&chip->reg_lock);
Linus Torvalds's avatar
Linus Torvalds committed
537
538
539
540
	/* CORB set up */
	chip->corb.addr = chip->rb.addr;
	chip->corb.buf = (u32 *)chip->rb.area;
	azx_writel(chip, CORBLBASE, (u32)chip->corb.addr);
Takashi Iwai's avatar
Takashi Iwai committed
541
	azx_writel(chip, CORBUBASE, upper_32_bits(chip->corb.addr));
Linus Torvalds's avatar
Linus Torvalds committed
542

543
544
	/* set the corb size to 256 entries (ULI requires explicitly) */
	azx_writeb(chip, CORBSIZE, 0x02);
Linus Torvalds's avatar
Linus Torvalds committed
545
546
547
	/* set the corb write pointer to 0 */
	azx_writew(chip, CORBWP, 0);
	/* reset the corb hw read pointer */
548
	azx_writew(chip, CORBRP, ICH6_CORBRP_RST);
Linus Torvalds's avatar
Linus Torvalds committed
549
	/* enable corb dma */
550
	azx_writeb(chip, CORBCTL, ICH6_CORBCTL_RUN);
Linus Torvalds's avatar
Linus Torvalds committed
551
552
553
554

	/* RIRB set up */
	chip->rirb.addr = chip->rb.addr + 2048;
	chip->rirb.buf = (u32 *)(chip->rb.area + 2048);
555
556
	chip->rirb.wp = chip->rirb.rp = 0;
	memset(chip->rirb.cmds, 0, sizeof(chip->rirb.cmds));
Linus Torvalds's avatar
Linus Torvalds committed
557
	azx_writel(chip, RIRBLBASE, (u32)chip->rirb.addr);
Takashi Iwai's avatar
Takashi Iwai committed
558
	azx_writel(chip, RIRBUBASE, upper_32_bits(chip->rirb.addr));
Linus Torvalds's avatar
Linus Torvalds committed
559

560
561
	/* set the rirb size to 256 entries (ULI requires explicitly) */
	azx_writeb(chip, RIRBSIZE, 0x02);
Linus Torvalds's avatar
Linus Torvalds committed
562
	/* reset the rirb hw write pointer */
563
	azx_writew(chip, RIRBWP, ICH6_RIRBWP_RST);
Linus Torvalds's avatar
Linus Torvalds committed
564
565
566
567
	/* set N=1, get RIRB response interrupt for new entry */
	azx_writew(chip, RINTCNT, 1);
	/* enable rirb dma and response irq */
	azx_writeb(chip, RIRBCTL, ICH6_RBCTL_DMA_EN | ICH6_RBCTL_IRQ_EN);
568
	spin_unlock_irq(&chip->reg_lock);
Linus Torvalds's avatar
Linus Torvalds committed
569
570
}

571
static void azx_free_cmd_io(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
572
{
573
	spin_lock_irq(&chip->reg_lock);
Linus Torvalds's avatar
Linus Torvalds committed
574
575
576
	/* disable ringbuffer DMAs */
	azx_writeb(chip, RIRBCTL, 0);
	azx_writeb(chip, CORBCTL, 0);
577
	spin_unlock_irq(&chip->reg_lock);
Linus Torvalds's avatar
Linus Torvalds committed
578
579
}

580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
static unsigned int azx_command_addr(u32 cmd)
{
	unsigned int addr = cmd >> 28;

	if (addr >= AZX_MAX_CODECS) {
		snd_BUG();
		addr = 0;
	}

	return addr;
}

static unsigned int azx_response_addr(u32 res)
{
	unsigned int addr = res & 0xf;

	if (addr >= AZX_MAX_CODECS) {
		snd_BUG();
		addr = 0;
	}

	return addr;
Linus Torvalds's avatar
Linus Torvalds committed
602
603
604
}

/* send a command */
605
static int azx_corb_send_cmd(struct hda_bus *bus, u32 val)
Linus Torvalds's avatar
Linus Torvalds committed
606
{
607
	struct azx *chip = bus->private_data;
608
	unsigned int addr = azx_command_addr(val);
Linus Torvalds's avatar
Linus Torvalds committed
609
610
	unsigned int wp;

611
612
	spin_lock_irq(&chip->reg_lock);

Linus Torvalds's avatar
Linus Torvalds committed
613
614
615
616
617
	/* add command to corb */
	wp = azx_readb(chip, CORBWP);
	wp++;
	wp %= ICH6_MAX_CORB_ENTRIES;

618
	chip->rirb.cmds[addr]++;
Linus Torvalds's avatar
Linus Torvalds committed
619
620
	chip->corb.buf[wp] = cpu_to_le32(val);
	azx_writel(chip, CORBWP, wp);
621

Linus Torvalds's avatar
Linus Torvalds committed
622
623
624
625
626
627
628
629
	spin_unlock_irq(&chip->reg_lock);

	return 0;
}

#define ICH6_RIRB_EX_UNSOL_EV	(1<<4)

/* retrieve RIRB entry - called from interrupt handler */
630
static void azx_update_rirb(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
631
632
{
	unsigned int rp, wp;
633
	unsigned int addr;
Linus Torvalds's avatar
Linus Torvalds committed
634
635
636
637
638
639
	u32 res, res_ex;

	wp = azx_readb(chip, RIRBWP);
	if (wp == chip->rirb.wp)
		return;
	chip->rirb.wp = wp;
640

Linus Torvalds's avatar
Linus Torvalds committed
641
642
643
644
645
646
647
	while (chip->rirb.rp != wp) {
		chip->rirb.rp++;
		chip->rirb.rp %= ICH6_MAX_RIRB_ENTRIES;

		rp = chip->rirb.rp << 1; /* an RIRB entry is 8-bytes */
		res_ex = le32_to_cpu(chip->rirb.buf[rp + 1]);
		res = le32_to_cpu(chip->rirb.buf[rp]);
648
		addr = azx_response_addr(res_ex);
Linus Torvalds's avatar
Linus Torvalds committed
649
650
		if (res_ex & ICH6_RIRB_EX_UNSOL_EV)
			snd_hda_queue_unsol_event(chip->bus, res, res_ex);
651
652
		else if (chip->rirb.cmds[addr]) {
			chip->rirb.res[addr] = res;
Takashi Iwai's avatar
Takashi Iwai committed
653
			smp_wmb();
654
			chip->rirb.cmds[addr]--;
655
656
657
658
659
		} else
			snd_printk(KERN_ERR SFX "spurious response %#x:%#x, "
				   "last cmd=%#08x\n",
				   res, res_ex,
				   chip->last_cmd[addr]);
Linus Torvalds's avatar
Linus Torvalds committed
660
661
662
663
	}
}

/* receive a response */
664
665
static unsigned int azx_rirb_get_response(struct hda_bus *bus,
					  unsigned int addr)
Linus Torvalds's avatar
Linus Torvalds committed
666
{
667
	struct azx *chip = bus->private_data;
668
	unsigned long timeout;
669
	int do_poll = 0;
Linus Torvalds's avatar
Linus Torvalds committed
670

671
672
 again:
	timeout = jiffies + msecs_to_jiffies(1000);
673
	for (;;) {
674
		if (chip->polling_mode || do_poll) {
675
676
677
678
			spin_lock_irq(&chip->reg_lock);
			azx_update_rirb(chip);
			spin_unlock_irq(&chip->reg_lock);
		}
679
		if (!chip->rirb.cmds[addr]) {
Takashi Iwai's avatar
Takashi Iwai committed
680
			smp_rmb();
681
			bus->rirb_error = 0;
682
683
684

			if (!do_poll)
				chip->poll_count = 0;
685
			return chip->rirb.res[addr]; /* the last value */
Takashi Iwai's avatar
Takashi Iwai committed
686
		}
687
688
		if (time_after(jiffies, timeout))
			break;
689
		if (bus->needs_damn_long_delay)
690
691
692
693
694
			msleep(2); /* temporary workaround */
		else {
			udelay(10);
			cond_resched();
		}
695
	}
696

697
698
699
700
701
702
703
704
705
706
	if (!chip->polling_mode && chip->poll_count < 2) {
		snd_printdd(SFX "azx_get_response timeout, "
			   "polling the codec once: last cmd=0x%08x\n",
			   chip->last_cmd[addr]);
		do_poll = 1;
		chip->poll_count++;
		goto again;
	}


707
708
709
710
711
712
713
714
	if (!chip->polling_mode) {
		snd_printk(KERN_WARNING SFX "azx_get_response timeout, "
			   "switching to polling mode: last cmd=0x%08x\n",
			   chip->last_cmd[addr]);
		chip->polling_mode = 1;
		goto again;
	}

715
	if (chip->msi) {
716
		snd_printk(KERN_WARNING SFX "No response from codec, "
717
718
			   "disabling MSI: last cmd=0x%08x\n",
			   chip->last_cmd[addr]);
719
720
721
722
		free_irq(chip->irq, chip);
		chip->irq = -1;
		pci_disable_msi(chip->pci);
		chip->msi = 0;
723
724
		if (azx_acquire_irq(chip, 1) < 0) {
			bus->rirb_error = 1;
725
			return -1;
726
		}
727
728
729
		goto again;
	}

730
731
732
733
734
735
736
737
	if (chip->probing) {
		/* If this critical timeout happens during the codec probing
		 * phase, this is likely an access to a non-existing codec
		 * slot.  Better to return an error and reset the system.
		 */
		return -1;
	}

738
739
740
	/* a fatal communication error; need either to reset or to fallback
	 * to the single_cmd mode
	 */
741
	bus->rirb_error = 1;
742
	if (bus->allow_bus_reset && !bus->response_reset && !bus->in_reset) {
743
744
745
746
747
748
		bus->response_reset = 1;
		return -1; /* give a chance to retry */
	}

	snd_printk(KERN_ERR "hda_intel: azx_get_response timeout, "
		   "switching to single_cmd mode: last cmd=0x%08x\n",
749
		   chip->last_cmd[addr]);
750
751
	chip->single_cmd = 1;
	bus->response_reset = 0;
752
	/* release CORB/RIRB */
753
	azx_free_cmd_io(chip);
754
755
	/* disable unsolicited responses */
	azx_writel(chip, GCTL, azx_readl(chip, GCTL) & ~ICH6_GCTL_UNSOL);
756
	return -1;
Linus Torvalds's avatar
Linus Torvalds committed
757
758
759
760
761
762
763
764
765
766
767
768
}

/*
 * Use the single immediate command instead of CORB/RIRB for simplicity
 *
 * Note: according to Intel, this is not preferred use.  The command was
 *       intended for the BIOS only, and may get confused with unsolicited
 *       responses.  So, we shouldn't use it for normal operation from the
 *       driver.
 *       I left the codes, however, for debugging/testing purposes.
 */

769
/* receive a response */
770
static int azx_single_wait_for_response(struct azx *chip, unsigned int addr)
771
772
773
774
775
776
777
{
	int timeout = 50;

	while (timeout--) {
		/* check IRV busy bit */
		if (azx_readw(chip, IRS) & ICH6_IRS_VALID) {
			/* reuse rirb.res as the response return value */
778
			chip->rirb.res[addr] = azx_readl(chip, IR);
779
780
781
782
783
784
785
			return 0;
		}
		udelay(1);
	}
	if (printk_ratelimit())
		snd_printd(SFX "get_response timeout: IRS=0x%x\n",
			   azx_readw(chip, IRS));
786
	chip->rirb.res[addr] = -1;
787
788
789
	return -EIO;
}

Linus Torvalds's avatar
Linus Torvalds committed
790
/* send a command */
791
static int azx_single_send_cmd(struct hda_bus *bus, u32 val)
Linus Torvalds's avatar
Linus Torvalds committed
792
{
793
	struct azx *chip = bus->private_data;
794
	unsigned int addr = azx_command_addr(val);
Linus Torvalds's avatar
Linus Torvalds committed
795
796
	int timeout = 50;

797
	bus->rirb_error = 0;
Linus Torvalds's avatar
Linus Torvalds committed
798
799
	while (timeout--) {
		/* check ICB busy bit */
800
		if (!((azx_readw(chip, IRS) & ICH6_IRS_BUSY))) {
Linus Torvalds's avatar
Linus Torvalds committed
801
			/* Clear IRV valid bit */
802
803
			azx_writew(chip, IRS, azx_readw(chip, IRS) |
				   ICH6_IRS_VALID);
Linus Torvalds's avatar
Linus Torvalds committed
804
			azx_writel(chip, IC, val);
805
806
			azx_writew(chip, IRS, azx_readw(chip, IRS) |
				   ICH6_IRS_BUSY);
807
			return azx_single_wait_for_response(chip, addr);
Linus Torvalds's avatar
Linus Torvalds committed
808
809
810
		}
		udelay(1);
	}
811
812
813
	if (printk_ratelimit())
		snd_printd(SFX "send_cmd timeout: IRS=0x%x, val=0x%x\n",
			   azx_readw(chip, IRS), val);
Linus Torvalds's avatar
Linus Torvalds committed
814
815
816
817
	return -EIO;
}

/* receive a response */
818
819
static unsigned int azx_single_get_response(struct hda_bus *bus,
					    unsigned int addr)
Linus Torvalds's avatar
Linus Torvalds committed
820
{
821
	struct azx *chip = bus->private_data;
822
	return chip->rirb.res[addr];
Linus Torvalds's avatar
Linus Torvalds committed
823
824
}

825
826
827
828
829
830
831
832
/*
 * The below are the main callbacks from hda_codec.
 *
 * They are just the skeleton to call sub-callbacks according to the
 * current setting of chip->single_cmd.
 */

/* send a command */
833
static int azx_send_cmd(struct hda_bus *bus, unsigned int val)
834
{
835
	struct azx *chip = bus->private_data;
836

837
	chip->last_cmd[azx_command_addr(val)] = val;
838
	if (chip->single_cmd)
839
		return azx_single_send_cmd(bus, val);
840
	else
841
		return azx_corb_send_cmd(bus, val);
842
843
844
}

/* get a response */
845
846
static unsigned int azx_get_response(struct hda_bus *bus,
				     unsigned int addr)
847
{
848
	struct azx *chip = bus->private_data;
849
	if (chip->single_cmd)
850
		return azx_single_get_response(bus, addr);
851
	else
852
		return azx_rirb_get_response(bus, addr);
853
854
}

855
#ifdef CONFIG_SND_HDA_POWER_SAVE
856
static void azx_power_notify(struct hda_bus *bus);
857
#endif
858

Linus Torvalds's avatar
Linus Torvalds committed
859
/* reset codec link */
860
static int azx_reset(struct azx *chip, int full_reset)
Linus Torvalds's avatar
Linus Torvalds committed
861
862
863
{
	int count;

864
865
866
	if (!full_reset)
		goto __skip;

867
868
869
	/* clear STATESTS */
	azx_writeb(chip, STATESTS, STATESTS_INT_MASK);

Linus Torvalds's avatar
Linus Torvalds committed
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
	/* reset controller */
	azx_writel(chip, GCTL, azx_readl(chip, GCTL) & ~ICH6_GCTL_RESET);

	count = 50;
	while (azx_readb(chip, GCTL) && --count)
		msleep(1);

	/* delay for >= 100us for codec PLL to settle per spec
	 * Rev 0.9 section 5.5.1
	 */
	msleep(1);

	/* Bring controller out of reset */
	azx_writeb(chip, GCTL, azx_readb(chip, GCTL) | ICH6_GCTL_RESET);

	count = 50;
886
	while (!azx_readb(chip, GCTL) && --count)
Linus Torvalds's avatar
Linus Torvalds committed
887
888
		msleep(1);

889
	/* Brent Chartrand said to wait >= 540us for codecs to initialize */
Linus Torvalds's avatar
Linus Torvalds committed
890
891
	msleep(1);

892
      __skip:
Linus Torvalds's avatar
Linus Torvalds committed
893
	/* check to see if controller is ready */
894
	if (!azx_readb(chip, GCTL)) {
895
		snd_printd(SFX "azx_reset: controller not ready!\n");
Linus Torvalds's avatar
Linus Torvalds committed
896
897
898
		return -EBUSY;
	}

899
	/* Accept unsolicited responses */
900
901
902
	if (!chip->single_cmd)
		azx_writel(chip, GCTL, azx_readl(chip, GCTL) |
			   ICH6_GCTL_UNSOL);
903

Linus Torvalds's avatar
Linus Torvalds committed
904
	/* detect codecs */
905
	if (!chip->codec_mask) {
Linus Torvalds's avatar
Linus Torvalds committed
906
		chip->codec_mask = azx_readw(chip, STATESTS);
907
		snd_printdd(SFX "codec_mask = 0x%x\n", chip->codec_mask);
Linus Torvalds's avatar
Linus Torvalds committed
908
909
910
911
912
913
914
915
916
917
918
	}

	return 0;
}


/*
 * Lowlevel interface
 */  

/* enable interrupts */
919
static void azx_int_enable(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
920
921
922
923
924
925
926
{
	/* enable controller CIE and GIE */
	azx_writel(chip, INTCTL, azx_readl(chip, INTCTL) |
		   ICH6_INT_CTRL_EN | ICH6_INT_GLOBAL_EN);
}

/* disable interrupts */
927
static void azx_int_disable(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
928
929
930
931
{
	int i;

	/* disable interrupts in stream descriptor */
932
	for (i = 0; i < chip->num_streams; i++) {
933
		struct azx_dev *azx_dev = &chip->azx_dev[i];
Linus Torvalds's avatar
Linus Torvalds committed
934
935
936
937
938
939
940
941
942
943
944
945
946
		azx_sd_writeb(azx_dev, SD_CTL,
			      azx_sd_readb(azx_dev, SD_CTL) & ~SD_INT_MASK);
	}

	/* disable SIE for all streams */
	azx_writeb(chip, INTCTL, 0);

	/* disable controller CIE and GIE */
	azx_writel(chip, INTCTL, azx_readl(chip, INTCTL) &
		   ~(ICH6_INT_CTRL_EN | ICH6_INT_GLOBAL_EN));
}

/* clear interrupts */
947
static void azx_int_clear(struct azx *chip)
Linus Torvalds's avatar
Linus Torvalds committed
948
949
950
951
{
	int i;

	/* clear stream status */
952
	for (i = 0; i < chip->num_streams; i++) {
953
		struct azx_dev *azx_dev = &chip->azx_dev[i];
Linus Torvalds's avatar
Linus Torvalds committed
954
955
956
957
958
959
960
961
962
963
964
965
966
967
		azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK);
	}

	/* clear STATESTS */
	azx_writeb(chip, STATESTS, STATESTS_INT_MASK);

	/* clear rirb status */
	azx_writeb(chip, RIRBSTS, RIRB_INT_MASK);

	/* clear int status */
	azx_writel(chip, INTSTS, ICH6_INT_CTRL_EN | ICH6_INT_ALL_STREAM);
}

/* start a stream */
968
static void azx_stream_start(struct azx *chip, struct azx_dev *azx_dev)
Linus Torvalds's avatar
Linus Torvalds committed
969
{
970
971
972
973
974
	/*
	 * Before stream start, initialize parameter
	 */
	azx_dev->insufficient = 1;

Linus Torvalds's avatar
Linus Torvalds committed
975
	/* enable SIE */
976
977
	azx_writel(chip, INTCTL,
		   azx_readl(chip, INTCTL) | (1 << azx_dev->index));
Linus Torvalds's avatar
Linus Torvalds committed
978
979
980
981
982
	/* set DMA start and interrupt mask */
	azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) |
		      SD_CTL_DMA_START | SD_INT_MASK);
}

983
984
/* stop DMA */
static void azx_stream_clear(struct azx *chip, struct azx_dev *azx_dev)
Linus Torvalds's avatar
Linus Torvalds committed
985
986
987
988
{
	azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) &
		      ~(SD_CTL_DMA_START | SD_INT_MASK));
	azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK); /* to be sure */
989
990
991
992
993
994
}

/* stop a stream */
static void azx_stream_stop(struct azx *chip, struct azx_dev *azx_dev)
{
	azx_stream_clear(chip, azx_dev);
Linus Torvalds's avatar
Linus Torvalds committed
995
	/* disable SIE */
996
997
	azx_writel(chip, INTCTL,
		   azx_readl(chip, INTCTL) & ~(1 << azx_dev->index));
Linus Torvalds's avatar
Linus Torvalds committed
998
999
1000
1001
}


/*
1002
 * reset and start the controller registers
Linus Torvalds's avatar
Linus Torvalds committed
1003
 */
1004
static void azx_init_chip(struct azx *chip, int full_reset)
Linus Torvalds's avatar
Linus Torvalds committed
1005
{
1006
1007
	if (chip->initialized)
		return;
Linus Torvalds's avatar
Linus Torvalds committed
1008
1009

	/* reset controller */
1010
	azx_reset(chip, full_reset);
Linus Torvalds's avatar
Linus Torvalds committed
1011
1012
1013
1014
1015
1016

	/* initialize interrupts */
	azx_int_clear(chip);
	azx_int_enable(chip);

	/* initialize the codec command I/O */
1017
1018
	if (!chip->single_cmd)
		azx_init_cmd_io(chip);
Linus Torvalds's avatar
Linus Torvalds committed
1019

1020
1021
	/* program the position buffer */
	azx_writel(chip, DPLBASE, (u32)chip->posbuf.addr);
Takashi Iwai's avatar
Takashi Iwai committed
1022
	azx_writel(chip, DPUBASE, upper_32_bits(chip->posbuf.addr));
1023

1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
	chip->initialized = 1;
}

/*
 * initialize the PCI registers
 */
/* update bits in a PCI register byte */
static void update_pci_byte(struct pci_dev *pci, unsigned int reg,
			    unsigned char mask, unsigned char val)
{
	unsigned char data;

	pci_read_config_byte(pci, reg, &data);
	data &= ~mask;
	data |= (val & mask);
	pci_write_config_byte(pci, reg, data);
}

static void azx_init_pci(struct azx *chip)
{
1044
1045
	unsigned short snoop;

1046
1047
1048
1049
1050
1051
1052
	/* Clear bits 0-2 of PCI register TCSEL (at offset 0x44)
	 * TCSEL == Traffic Class Select Register, which sets PCI express QOS
	 * Ensuring these bits are 0 clears playback static on some HD Audio
	 * codecs
	 */
	update_pci_byte(chip->pci, ICH6_PCIREG_TCSEL, 0x07, 0);

1053
1054
1055
	switch (chip->driver_type) {
	case AZX_DRIVER_ATI:
		/* For ATI SB450 azalia HD audio, we need to enable snoop */
1056
1057
1058
		update_pci_byte(chip->pci,
				ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR, 
				0x07, ATI_SB450_HDAUDIO_ENABLE_SNOOP);
1059
1060
1061
		break;
	case AZX_DRIVER_NVIDIA:
		/* For NVIDIA HDA, enable snoop */
1062
1063
1064
		update_pci_byte(chip->pci,
				NVIDIA_HDA_TRANSREG_ADDR,
				0x0f, NVIDIA_HDA_ENABLE_COHBITS);
1065
1066
1067
1068
1069
1070
		update_pci_byte(chip->pci,
				NVIDIA_HDA_ISTRM_COH,
				0x01, NVIDIA_HDA_ENABLE_COHBIT);
		update_pci_byte(chip->pci,
				NVIDIA_HDA_OSTRM_COH,
				0x01, NVIDIA_HDA_ENABLE_COHBIT);
1071
		break;
1072
	case AZX_DRIVER_SCH:
1073
	case AZX_DRIVER_PCH:
1074
1075
		pci_read_config_word(chip->pci, INTEL_SCH_HDA_DEVC, &snoop);
		if (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP) {
1076
			pci_write_config_word(chip->pci, INTEL_SCH_HDA_DEVC,
1077
1078
1079
				snoop & (~INTEL_SCH_HDA_DEVC_NOSNOOP));
			pci_read_config_word(chip->pci,
				INTEL_SCH_HDA_DEVC, &snoop);
1080
1081
			snd_printdd(SFX "HDA snoop disabled, enabling ... %s\n",
				(snoop & INTEL_SCH_HDA_DEVC_NOSNOOP)
1082
1083
1084
1085
				? "Failed" : "OK");
		}
		break;

1086
        }
Linus Torvalds's avatar
Linus Torvalds committed
1087
1088
1089
}


1090
1091
static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev);

Linus Torvalds's avatar
Linus Torvalds committed
1092
1093
1094
/*
 * interrupt handler
 */
1095
static irqreturn_t azx_interrupt(int irq, void *dev_id)
Linus Torvalds's avatar
Linus Torvalds committed
1096
{
1097
1098
	struct azx *chip = dev_id;
	struct azx_dev *azx_dev;
Linus Torvalds's avatar
Linus Torvalds committed
1099
	u32 status;
1100
	u8 sd_status;
1101
	int i, ok;
Linus Torvalds's avatar
Linus Torvalds committed
1102
1103
1104
1105
1106
1107
1108
1109
1110

	spin_lock(&chip->reg_lock);

	status = azx_readl(chip, INTSTS);
	if (status == 0) {
		spin_unlock(&chip->reg_lock);
		return IRQ_NONE;
	}
	
1111
	for (i = 0; i < chip->num_streams; i++) {
Linus Torvalds's avatar
Linus Torvalds committed
1112
1113
		azx_dev = &chip->azx_dev[i];
		if (status & azx_dev->sd_int_sta_mask) {
1114
			sd_status = azx_sd_readb(azx_dev, SD_STS);
Linus Torvalds's avatar
Linus Torvalds committed
1115
			azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK);
1116
1117
			if (!azx_dev->substream || !azx_dev->running ||
			    !(sd_status & SD_INT_COMPLETE))
1118
1119
				continue;
			/* check whether this IRQ is really acceptable */