Commit 3731d12d authored by Committed by Alex DeucherBrowse files
drm/amd/powerplay: fix vce cg logic error on CZ/St.
can fix Bug 191281: vce ib test failed. when vce idle, set vce clock gate, so the clock in vce domain will be disabled. when need to encode, disable vce clock gate, enable the clocks to vce engine. Signed-off-by: Rex Zhu <Rex.Zhu@amd.com> Reviewed-by: Alex Deucher <firstname.lastname@example.org> Signed-off-by: Alex Deucher <email@example.com>
Showing with 2 additions and 2 deletions