andes_plic.c 2.76 KB
Newer Older
1
2
3
4
5
6
7
8
9
10
11
// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2019, Rick Chen <rick@andestech.com>
 *
 * U-Boot syscon driver for Andes's Platform Level Interrupt Controller (PLIC).
 * The PLIC block holds memory-mapped claim and pending registers
 * associated with software interrupt.
 */

#include <common.h>
#include <dm.h>
12
#include <asm/global_data.h>
13
14
15
16
17
18
19
20
#include <dm/device-internal.h>
#include <dm/lists.h>
#include <dm/uclass-internal.h>
#include <regmap.h>
#include <syscon.h>
#include <asm/io.h>
#include <asm/syscon.h>
#include <cpu.h>
21
#include <linux/err.h>
22
23

/* pending register */
24
#define PENDING_REG(base, hart)	((ulong)(base) + 0x1000 + ((hart) / 4) * 4)
25
26
27
28
29
30
31
32
33
34
/* enable register */
#define ENABLE_REG(base, hart)	((ulong)(base) + 0x2000 + (hart) * 0x80)
/* claim register */
#define CLAIM_REG(base, hart)	((ulong)(base) + 0x200004 + (hart) * 0x1000)

#define ENABLE_HART_IPI         (0x80808080)
#define SEND_IPI_TO_HART(hart)  (0x80 >> (hart))

DECLARE_GLOBAL_DATA_PTR;

35
static int enable_ipi(int hart)
36
{
37
	unsigned int en;
38

39
40
	en = ENABLE_HART_IPI >> hart;
	writel(en, (void __iomem *)ENABLE_REG(gd->arch.plic, hart));
41
42
43
44

	return 0;
}

45
int riscv_init_ipi(void)
46
47
{
	int ret;
48
49
50
	long *base = syscon_get_first_range(RISCV_SYSCON_PLIC);
	ofnode node;
	struct udevice *dev;
51
	u32 reg;
52

53
54
55
56
	if (IS_ERR(base))
		return PTR_ERR(base);
	gd->arch.plic = base;

57
58
59
	ret = uclass_find_first_device(UCLASS_CPU, &dev);
	if (ret)
		return ret;
60
61
	else if (!dev)
		return -ENODEV;
62

63
64
	ofnode_for_each_subnode(node, dev_ofnode(dev->parent)) {
		const char *device_type;
65

66
67
68
		device_type = ofnode_read_string(node, "device_type");
		if (!device_type)
			continue;
69

70
71
		if (strcmp(device_type, "cpu"))
			continue;
72

73
74
75
		/* skip if hart is marked as not available */
		if (!ofnode_is_available(node))
			continue;
76

77
78
79
80
		/* read hart ID of CPU */
		ret = ofnode_read_u32(node, "reg", &reg);
		if (ret == 0)
			enable_ipi(reg);
81
82
	}

83
	return 0;
84
}
85

86
87
88
int riscv_send_ipi(int hart)
{
	unsigned int ipi = (SEND_IPI_TO_HART(hart) << (8 * gd->arch.boot_hart));
89

90
91
	writel(ipi, (void __iomem *)PENDING_REG(gd->arch.plic,
				gd->arch.boot_hart));
92
93
94
95
96
97
98
99
100
101
102
103
104
105

	return 0;
}

int riscv_clear_ipi(int hart)
{
	u32 source_id;

	source_id = readl((void __iomem *)CLAIM_REG(gd->arch.plic, hart));
	writel(source_id, (void __iomem *)CLAIM_REG(gd->arch.plic, hart));

	return 0;
}

106
107
int riscv_get_ipi(int hart, int *pending)
{
108
109
	unsigned int ipi = (SEND_IPI_TO_HART(hart) << (8 * gd->arch.boot_hart));

110
111
	*pending = readl((void __iomem *)PENDING_REG(gd->arch.plic,
						     gd->arch.boot_hart));
112
	*pending = !!(*pending & ipi);
113
114
115
116

	return 0;
}

117
118
119
120
121
122
123
124
125
126
127
static const struct udevice_id andes_plic_ids[] = {
	{ .compatible = "riscv,plic1", .data = RISCV_SYSCON_PLIC },
	{ }
};

U_BOOT_DRIVER(andes_plic) = {
	.name		= "andes_plic",
	.id		= UCLASS_SYSCON,
	.of_match	= andes_plic_ids,
	.flags		= DM_FLAG_PRE_RELOC,
};