Commit bb318d8d authored by Tero Kristo's avatar Tero Kristo Committed by Lokesh Vutla
Browse files

arm: dts: k3-j72xx: correct MCU timer1 frequency



MCU timer1 is used as the tick timer for MCU R5 SPL, and the
clock-frequency defined in DT appears to be incorrect at the moment.
Actual clock source for the timer is MCU_SYSCLK0 / 4 which is 250MHz.

Earlier setup of 25MHz went unnoticed, as there was a separate issue
with omap-timer, which caused an error to the clock by a factor of 8
with j7 devices. This problem surfaced once the omap-timer was fixed.
Signed-off-by: default avatarTero Kristo <kristo@kernel.org>
parent c3ebc56e
...@@ -33,7 +33,7 @@ ...@@ -33,7 +33,7 @@
compatible = "ti,omap5430-timer"; compatible = "ti,omap5430-timer";
reg = <0x0 0x40400000 0x0 0x80>; reg = <0x0 0x40400000 0x0 0x80>;
ti,timer-alwon; ti,timer-alwon;
clock-frequency = <25000000>; clock-frequency = <250000000>;
u-boot,dm-spl; u-boot,dm-spl;
}; };
......
...@@ -46,7 +46,7 @@ ...@@ -46,7 +46,7 @@
compatible = "ti,omap5430-timer"; compatible = "ti,omap5430-timer";
reg = <0x0 0x40400000 0x0 0x80>; reg = <0x0 0x40400000 0x0 0x80>;
ti,timer-alwon; ti,timer-alwon;
clock-frequency = <25000000>; clock-frequency = <250000000>;
u-boot,dm-spl; u-boot,dm-spl;
}; };
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment