- 14 Aug, 2021 4 commits
-
-
Move this to rST format, largely unchanged to start with. Add an index for this topic, as well as an empty intro. Note this patch does not include updates! Is it just a conversion to the new format. See the next patch. Signed-off-by:
Simon Glass <sjg@chromium.org> Reviewed-by:
Heinrich Schuchart <xypron.glpk@gmx.de>
-
Heinrich Schuchardt authored
Adjust the Latex formatting to match Linux v5.13.1: * add Latex margins * reformat the code in doc/conf.py to match Linux Signed-off-by: -
Heinrich Schuchardt authored
Require Sphinx 2.44 to build the documentation. Remove all code related to earlier versions. Signed-off-by: -
Heinrich Schuchardt authored
tools/Makefile uses pkg-config. Signed-off-by:
-
- 13 Aug, 2021 4 commits
-
-
https://source.denx.de/u-boot/custodians/u-boot-x86Tom Rini authored
- Enable SeaBIOS support for Crown Bay - Update SeaBIOS build instructions in the x86 doc - Enable CONFIG_SPI_FLASH_SMART_HWCAPS for Crown Bay
-
Bin Meng authoredNow that the spi-nor fix has been made in u-boot/master via: commit 87e7219f ("mtd: spi-nor: Respect flash's hwcaps in spi_nor_adjust_hwcaps()") enable CONFIG_SPI_FLASH_SMART_HWCAPS on Intel Crown Bay again. Signed-off-by:
Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: -
Bin Meng authored
Update SeaBIOS build instructions using exact command that involves "make olddefconfig", and mention SeaBIOS release 1.14.0 has been used for testing. Signed-off-by:
Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: -
Bin Meng authored
Enable SeaBIOS support for any kernel that requires legacy BIOS services. Signed-off-by:
Bin Meng <bmeng.cn@gmail.com>
Reviewed-by:
-
- 12 Aug, 2021 11 commits
-
-
https://source.denx.de/u-boot/custodians/u-boot-rockchipTom Rini authored
- Add Rockchip SFC driver support; - DTS sync from kernel; - emmc hs400 support for rk3399; - Fix for spinore bootdevice and MMC boot order;
-
Make px30 SFC clock configurable Signed-off-by:
Jon Lin <jon.lin@rock-chips.com> Reviewed-by:
Jagan Teki <jagan@amarulasolutions.com> Reviewed-by:
Kever Yang <kever.yang@rock-chips.com>
-
The Odroid Go Advance uses a Rockchip Serial Flash Controller with an XT25F128B SPI NOR flash chip. This adds support for both. Note that while both the controller and chip support quad mode, only two lines are connected to the chip. Changing the pinctrl to bus2 and setting tx and rx lines to 2 for this reason. Signed-off-by:
Chris Morgan <macromorgan@hotmail.com> Signed-off-by:
-
Adds support for XT25F128B used on Odroid Go Advance. Unfortunately this chip uses a continuation code which I cannot seem to parse, so there are possibly going to be collisions with chips that use the same manufacturer/ID. Signed-off-by:
-
Add the serial flash controller to the devicetree for the PX30. Signed-off-by:
-
This patch adds support for setting the correct pin configuration for the Rockchip Serial Flash Controller found on the PX30. Signed-off-by:
-
This patch adds support for the Rockchip serial flash controller found on the PX30 SoC. It should work for versions 3-5 of the SFC IP, however I am only able to test it on v3. This is adapted from the WIP SPI-MEM driver for the SFC on mainline Linux. Note that the main difference between this and earlier versions of the driver is that this one does not support DMA. In testing the performance difference (performing a dual mode read on a 128Mb chip) is negligible. DMA, if used, must also be disabled in SPL mode when using A-TF anyway. Signed-off-by:
-
Currently there are a few arm32 rockchip board configs that don't generate u-boot-rockchip.bin when running make because CONFIG_BINMAN is not enabled. This patch changes CONFIG_ARCH_ROCKCHIP to also select CONFIG_BINMAN if CONFIG_SPL and !CONFIG_ARM64. Example builds that don't generate u-boot-rockchip.bin without this patch: export ARCH=arm export CROSS_COMPILE=/usr/bin/arm-linux-gnueabihf- make kylin-rk3036_defconfig make export ARCH=arm export CROSS_COMPILE=/usr/bin/arm-linux-gnueabihf- make rock_defconfig make export ARCH=arm export CROSS_COMPILE=/usr/bin/arm-linux-gnueabihf- make tinker-rk3288_defconfig make Signed-off-by:
Johan Gunnarsson <johan.gunnarsson@gmail.com> Reviewed-by:
-
Sync the rk3368 DTs and associated bits from 5.14-rc1. Signed-off-by:
Peter Robinson <pbrobinson@gmail.com> Reviewed-by:
-
Sync the rk3328 DTs and associated bits from 5.14-rc1. Signed-off-by:
-
Sync the rk3399 DTs and associated bits from 5.14-rc1. Signed-off-by:
-
- 11 Aug, 2021 21 commits
-
-
https://source.denx.de/u-boot/custodians/u-boot-cfi-flashTom Rini authored
- Some CFI flash related fixups (Kconfig & header) (Bin) - Enable CFI flash support on the QEMU RISC-V virt machine. (Bin)
-
https://source.denx.de/u-boot/custodians/u-boot-marvellTom Rini authored
- Convert GoFlex Home Ethernet and SATA to Driver Model (Tony) - mvebu: Automatically detect CONFIG_SYS_TCLK (Pavel) - mvebu: sata_mv: Fix HDD identication during cold start (Tony) - a37xx: pci: Fix handling PIO config error responses (Pavel) - Other minor misc changes and board maintainer updates
-
https://source.denx.de/u-boot/custodians/u-boot-amlogicTom Rini authored
- odroid-n2: fix fdtfile suffix for n2-plus - sei610 & meson64_android cleanups to prepare android 11 boot support - use Android BCB mechanism for reboot reason instead of HW reboot flag - Switch meson64_android boot flow to use abootimg for A/B, AVB and DTBO support
-
Remove the recommended MAC address from the network card. NanoPi R4S has a EEPROM attached to the 2nd I2C bus (U92), which stores the MAC address. Signed-off-by:
Xiaobo Tian <peterwillcn@gmail.com> Reviewed-by:
-
The host-index-min property is invalid, so it inherits from the sdmmc definition in dtsi. Signed-off-by:
-
Correct the LEDS label name and remove the board type prefix, which is actually unnecessary here, removes the redefined system status LED pin. Signed-off-by:
-
This enable hs400 and SDMA support for emmc on evb-rk3399. Signed-off-by:
Yifeng Zhao <yifeng.zhao@rock-chips.com> Reviewed-by:
-
This patch adds support for the RK3568 platform to this driver. Signed-off-by:
Jaehoon Chung <jh80.chung@samsung.com> Reviewed-by:
-
Add clock, phy and other configuration, it is convenient to support new controller. Here a short summary of the changes: - Add mmc_of_parse to parse dts config. - Remove OF_PLATDATA related code. - Reorder header inclusion. - Add phy ops. - add ops set_ios_post to modify the parameters of phy when the clock changes. - Add execute tuning api for hs200 tuning. Signed-off-by:
-
In the Linux DT the file rk3xxx.dtsi is shared between rk3066 and rk3188. Both rk3xxx.dtsi and rk3188.dtsi have recently had some updates. For a future rk3066 support in U-boot this file must also update. Move U-boot specific things in a rk3188-radxarock-u-boot.dtsi file. Signed-off-by:
Johan Jonker <jbx6244@gmail.com> Reviewed-by:
-
In the Linux DT the file rk3xxx.dtsi is shared between rk3066 and rk3188. Both rk3xxx.dtsi and rk3188.dtsi have recently had some updates. For a future rk3066 support in U-boot this file must also update. Move U-boot specific things in a rk3188-u-boot.dtsi file. Signed-off-by:
-
In order to update the DT for rk3188 sync the power domain dt-binding header. This is the state as of v5.12 in Linux. Signed-off-by:
-
In the Linux DT the file rk3xxx.dtsi is shared between rk3066 and rk3188. This file has recently had some updates. For a future rk3066 support in U-boot this file must also update. Move U-boot specific things in a rk3xxx-u-boot.dtsi file. Signed-off-by:
-
In order to update the DT for rk3066 and rk3188 sync the clock dt-binding header. This is the state as of v5.12 in Linux. Signed-off-by:
Heiko Stuebner <heiko@sntech.de> Reviewed-by:
-
Problem: board_spl_was_booted_from return wrong boot_devices[3] value /spi@ff1d0000 and same-as-spl dont work properly for SPINOR flash because arch/arm/mach-rockchip/spl-boot-order.c spl_node_to_boot_device need parse SPINOR flash node as UCLASS_SPI_FLASH spl-boot-order: same-as-spl > *** BOOT_SOURCE_ID 3 (2:emmc 3:spi 5:sd ... /spi@ff1d0000 > board_boot_order: could not map node @618 to a boot-device /sdhci@fe330000 > /mmc@fe320000 Solution: just change it to /spi@ff1d0000/flash@0 spl-boot-order: same-as-spl > *** BOOT_SOURCE_ID 3 (2:emmc 3:spi 5:sd ... /spi@ff1d0000/flash@0 > /sdhci@fe330000 > /mmc@fe320000 Signed-off-by:
Artem Lapkin <art@khadas.com> Reviewed-by:
-
Basically all, i.e. rk3036.dtsi, rk3128.dtsi, rk3xxx.dtsi, rk322x.dtsi, rk3288.dtsi, rk3308-u-boot.dtsi, rk3328-u-boot.dtsi, rk3399-u-boot.dtsi and px30-u-boot.dtsi Rockchip SoC devicetrees which have mmc indexes are defining eMMC as mmc0 and sdmmc as mmc1. This means that the rule to try to boot from the SD card first is ignored, which as per comment is what we want and is important for distros, which rely on that. Fix this by setting the correct mmc index, i.e. first from mmc1 (SD card), second from mmc0 (eMMC). Signed-off-by:
Alex Bee <knaerzche@gmail.com> Reviewed-by:
-
Enable support to the 2 NOR flashes on the QEMU RISC-V virt machine. Signed-off-by:
Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Stefan Roese <sr@denx.de>
-
Those embers wrapped with CONFIG_SYS_FLASH_CFI in struct flash_info_t are unconditionally used in the cfi_flash.c driver. Drop the #ifdefs in the definition of flash_info_t. Signed-off-by:
Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: -
The DM version CFI flash driver is in driver/mtd/cfi_flash.c, which only gets built when FLASH_CFI_DRIVER is on. If CFI_FLASH is on but FLASH_CFI_DRIVER is not, nothing is enabled at all. Fix this dependency by selecting FLASH_CFI_DRIVER when CFI_FLASH is enabled. Signed-off-by:
Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: -
Change maintainer to me. Suriyan no longer has this board and wishes to see someone maintaining it actively. Signed-off-by:
Tony Dinh <mibodhi@gmail.com> Reviewed-by:
-
Change maintainer to me. Eric no longer has this board and wishes to see someone maintaining it actively. Signed-off-by:
-
