fit_spl_fpga.its 1.03 KB
Newer Older
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
/*
 * The fitImage source for Arria 10 SoCDK loading FPGA bitstream and U-Boot
 *
 * Copyright (C) 2018 Marek Vasut <marex@denx.de>
 *
 * SPDX-License-Identifier: GPL-2.0+  X11
 */

/dts-v1/;

/ {
	description = "FIT image with U-Boot proper and FPGA bitstream";
	#address-cells = <1>;

	images {
		uboot {
			description = "U-Boot (32-bit)";
			data = /incbin/("../../../u-boot-nodtb.bin");
			type = "standalone";
			os = "U-Boot";
			arch = "arm";
			compression = "none";
			load = <0x01000040>;
			entry = <0x01000040>;
		};

		fdt {
			description = "Arria10 SoCDK flat device-tree";
			data = /incbin/("../../../u-boot.dtb");
			type = "flat_dt";
			arch = "arm";
			compression = "none";
			load = <0x00f00000>;
		};

		fpga {
		        description = "FPGA bitstream";
			data = /incbin/("../../../ghrd_10as066n2.rbf");
			type = "fpga";
			compression = "none";
                };
	};

	configurations {
		default = "conf";
		conf {
			description = "Altera Arria10 SoCDK";
			loadables = "uboot";
			fdt = "fdt";
			fpga = "fpga";
		};
	};
};