Commit 979cfeaf authored by Daniel Schwierzeck's avatar Daniel Schwierzeck Committed by Marek Vasut
Browse files

MIPS: fix inconsistency in config option for cache operation mode

Commit ab2a98b1

 missed to
use the new config option in dcache_enable().

Fix this to avoid inconsistencies if someone wants to disable
and enable D-caches.
Signed-off-by: Daniel Schwierzeck's avatarDaniel Schwierzeck <daniel.schwierzeck@googlemail.com>
parent 71919cf1
...@@ -30,6 +30,10 @@ ...@@ -30,6 +30,10 @@
#include <asm/addrspace.h> #include <asm/addrspace.h>
#include <asm/cacheops.h> #include <asm/cacheops.h>
#ifndef CONFIG_SYS_MIPS_CACHE_MODE
#define CONFIG_SYS_MIPS_CACHE_MODE CONF_CM_CACHABLE_NONCOHERENT
#endif
#define RA t8 #define RA t8
/* /*
...@@ -224,7 +228,7 @@ LEAF(dcache_enable) ...@@ -224,7 +228,7 @@ LEAF(dcache_enable)
mfc0 t0, CP0_CONFIG mfc0 t0, CP0_CONFIG
ori t0, CONF_CM_CMASK ori t0, CONF_CM_CMASK
xori t0, CONF_CM_CMASK xori t0, CONF_CM_CMASK
ori t0, CONF_CM_CACHABLE_NONCOHERENT ori t0, CONFIG_SYS_MIPS_CACHE_MODE
mtc0 t0, CP0_CONFIG mtc0 t0, CP0_CONFIG
jr ra jr ra
END(dcache_enable) END(dcache_enable)
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment