gmac.c 2.55 KB
Newer Older
1
2
3
4
5
6
7
8
#include <common.h>
#include <netdev.h>
#include <miiphy.h>
#include <asm/gpio.h>
#include <asm/io.h>
#include <asm/arch/clock.h>
#include <asm/arch/gpio.h>

9
void eth_init_board(void)
10
11
12
13
14
15
{
	int pin;
	struct sunxi_ccm_reg *const ccm =
		(struct sunxi_ccm_reg *)SUNXI_CCM_BASE;

	/* Set up clock gating */
16
#ifdef CONFIG_SUNXI_GEN_SUN6I
17
18
	setbits_le32(&ccm->ahb_reset0_cfg, 0x1 << AHB_RESET_OFFSET_GMAC);
	setbits_le32(&ccm->ahb_gate0, 0x1 << AHB_GATE_OFFSET_GMAC);
19
20
#else
	setbits_le32(&ccm->ahb_gate1, 0x1 << AHB_GATE_OFFSET_GMAC);
21
#endif
22
23

	/* Set MII clock */
24
#ifdef CONFIG_RGMII
25
26
	setbits_le32(&ccm->gmac_clk_cfg, CCM_GMAC_CTRL_TX_CLK_SRC_INT_RGMII |
		CCM_GMAC_CTRL_GPIT_RGMII);
27
28
	setbits_le32(&ccm->gmac_clk_cfg,
		     CCM_GMAC_CTRL_TX_CLK_DELAY(CONFIG_GMAC_TX_DELAY));
29
30
31
32
#else
	setbits_le32(&ccm->gmac_clk_cfg, CCM_GMAC_CTRL_TX_CLK_SRC_MII |
		CCM_GMAC_CTRL_GPIT_MII);
#endif
33

34
#ifndef CONFIG_MACH_SUN6I
35
36
	/* Configure pin mux settings for GMAC */
	for (pin = SUNXI_GPA(0); pin <= SUNXI_GPA(16); pin++) {
37
#ifdef CONFIG_RGMII
38
39
40
		/* skip unused pins in RGMII mode */
		if (pin == SUNXI_GPA(9) || pin == SUNXI_GPA(14))
			continue;
41
#endif
42
		sunxi_gpio_set_cfgpin(pin, SUN7I_GPA_GMAC);
43
44
		sunxi_gpio_set_drv(pin, 3);
	}
45
46
47
#elif defined CONFIG_RGMII
	/* Configure sun6i RGMII mode pin mux settings */
	for (pin = SUNXI_GPA(0); pin <= SUNXI_GPA(3); pin++) {
48
		sunxi_gpio_set_cfgpin(pin, SUN6I_GPA_GMAC);
49
50
51
		sunxi_gpio_set_drv(pin, 3);
	}
	for (pin = SUNXI_GPA(9); pin <= SUNXI_GPA(14); pin++) {
52
		sunxi_gpio_set_cfgpin(pin, SUN6I_GPA_GMAC);
53
54
55
		sunxi_gpio_set_drv(pin, 3);
	}
	for (pin = SUNXI_GPA(19); pin <= SUNXI_GPA(20); pin++) {
56
		sunxi_gpio_set_cfgpin(pin, SUN6I_GPA_GMAC);
57
58
59
		sunxi_gpio_set_drv(pin, 3);
	}
	for (pin = SUNXI_GPA(25); pin <= SUNXI_GPA(27); pin++) {
60
		sunxi_gpio_set_cfgpin(pin, SUN6I_GPA_GMAC);
61
62
63
64
65
		sunxi_gpio_set_drv(pin, 3);
	}
#elif defined CONFIG_GMII
	/* Configure sun6i GMII mode pin mux settings */
	for (pin = SUNXI_GPA(0); pin <= SUNXI_GPA(27); pin++) {
66
		sunxi_gpio_set_cfgpin(pin, SUN6I_GPA_GMAC);
67
68
69
70
71
		sunxi_gpio_set_drv(pin, 2);
	}
#else
	/* Configure sun6i MII mode pin mux settings */
	for (pin = SUNXI_GPA(0); pin <= SUNXI_GPA(3); pin++)
72
		sunxi_gpio_set_cfgpin(pin, SUN6I_GPA_GMAC);
73
	for (pin = SUNXI_GPA(8); pin <= SUNXI_GPA(9); pin++)
74
		sunxi_gpio_set_cfgpin(pin, SUN6I_GPA_GMAC);
75
	for (pin = SUNXI_GPA(11); pin <= SUNXI_GPA(14); pin++)
76
		sunxi_gpio_set_cfgpin(pin, SUN6I_GPA_GMAC);
77
	for (pin = SUNXI_GPA(19); pin <= SUNXI_GPA(24); pin++)
78
		sunxi_gpio_set_cfgpin(pin, SUN6I_GPA_GMAC);
79
	for (pin = SUNXI_GPA(26); pin <= SUNXI_GPA(27); pin++)
80
		sunxi_gpio_set_cfgpin(pin, SUN6I_GPA_GMAC);
81
#endif
82
}