zynqmp-zcu102-revA.dts 21.4 KB
Newer Older
1
// SPDX-License-Identifier: GPL-2.0+
2
/*
3
 * dts file for Xilinx ZynqMP ZCU102 RevA
4
 *
5
 * (C) Copyright 2015 - 2021, Xilinx, Inc.
6
7
8
9
10
11
12
 *
 * Michal Simek <michal.simek@xilinx.com>
 */

/dts-v1/;

#include "zynqmp.dtsi"
13
#include "zynqmp-clk-ccf.dtsi"
14
#include <dt-bindings/input/input.h>
15
#include <dt-bindings/gpio/gpio.h>
16
#include <dt-bindings/pinctrl/pinctrl-zynqmp.h>
17
#include <dt-bindings/phy/phy.h>
18
19
20

/ {
	model = "ZynqMP ZCU102 RevA";
21
	compatible = "xlnx,zynqmp-zcu102-revA", "xlnx,zynqmp-zcu102", "xlnx,zynqmp";
22
23
24
25
26
27

	aliases {
		ethernet0 = &gem3;
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		mmc0 = &sdhci1;
28
		nvmem0 = &eeprom;
29
30
31
		rtc0 = &rtc;
		serial0 = &uart0;
		serial1 = &uart1;
32
		serial2 = &dcc;
33
34
35
36
37
38
39
40
41
		spi0 = &qspi;
		usb0 = &usb0;
	};

	chosen {
		bootargs = "earlycon";
		stdout-path = "serial0:115200n8";
	};

42
	memory@0 {
43
44
45
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x80000000>, <0x8 0x00000000 0x0 0x80000000>;
	};
46

47
48
49
	gpio-keys {
		compatible = "gpio-keys";
		autorepeat;
50
		switch-19 {
51
52
			label = "sw19";
			gpios = <&gpio 22 GPIO_ACTIVE_HIGH>;
53
			linux,code = <KEY_DOWN>;
54
			wakeup-source;
55
56
57
58
			autorepeat;
		};
	};

59
60
	leds {
		compatible = "gpio-leds";
61
		heartbeat-led {
62
			label = "heartbeat";
63
			gpios = <&gpio 23 GPIO_ACTIVE_HIGH>;
64
65
66
			linux,default-trigger = "heartbeat";
		};
	};
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139

	ina226-u76 {
		compatible = "iio-hwmon";
		io-channels = <&u76 0>, <&u76 1>, <&u76 2>, <&u76 3>;
	};
	ina226-u77 {
		compatible = "iio-hwmon";
		io-channels = <&u77 0>, <&u77 1>, <&u77 2>, <&u77 3>;
	};
	ina226-u78 {
		compatible = "iio-hwmon";
		io-channels = <&u78 0>, <&u78 1>, <&u78 2>, <&u78 3>;
	};
	ina226-u87 {
		compatible = "iio-hwmon";
		io-channels = <&u87 0>, <&u87 1>, <&u87 2>, <&u87 3>;
	};
	ina226-u85 {
		compatible = "iio-hwmon";
		io-channels = <&u85 0>, <&u85 1>, <&u85 2>, <&u85 3>;
	};
	ina226-u86 {
		compatible = "iio-hwmon";
		io-channels = <&u86 0>, <&u86 1>, <&u86 2>, <&u86 3>;
	};
	ina226-u93 {
		compatible = "iio-hwmon";
		io-channels = <&u93 0>, <&u93 1>, <&u93 2>, <&u93 3>;
	};
	ina226-u88 {
		compatible = "iio-hwmon";
		io-channels = <&u88 0>, <&u88 1>, <&u88 2>, <&u88 3>;
	};
	ina226-u15 {
		compatible = "iio-hwmon";
		io-channels = <&u15 0>, <&u15 1>, <&u15 2>, <&u15 3>;
	};
	ina226-u92 {
		compatible = "iio-hwmon";
		io-channels = <&u92 0>, <&u92 1>, <&u92 2>, <&u92 3>;
	};
	ina226-u79 {
		compatible = "iio-hwmon";
		io-channels = <&u79 0>, <&u79 1>, <&u79 2>, <&u79 3>;
	};
	ina226-u81 {
		compatible = "iio-hwmon";
		io-channels = <&u81 0>, <&u81 1>, <&u81 2>, <&u81 3>;
	};
	ina226-u80 {
		compatible = "iio-hwmon";
		io-channels = <&u80 0>, <&u80 1>, <&u80 2>, <&u80 3>;
	};
	ina226-u84 {
		compatible = "iio-hwmon";
		io-channels = <&u84 0>, <&u84 1>, <&u84 2>, <&u84 3>;
	};
	ina226-u16 {
		compatible = "iio-hwmon";
		io-channels = <&u16 0>, <&u16 1>, <&u16 2>, <&u16 3>;
	};
	ina226-u65 {
		compatible = "iio-hwmon";
		io-channels = <&u65 0>, <&u65 1>, <&u65 2>, <&u65 3>;
	};
	ina226-u74 {
		compatible = "iio-hwmon";
		io-channels = <&u74 0>, <&u74 1>, <&u74 2>, <&u74 3>;
	};
	ina226-u75 {
		compatible = "iio-hwmon";
		io-channels = <&u75 0>, <&u75 1>, <&u75 2>, <&u75 3>;
	};
140
141
142
143
144
145
146
147
148
149
150
151
152

	/* 48MHz reference crystal */
	ref48: ref48M {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <48000000>;
	};

	refhdmi: refhdmi {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <114285000>;
	};
153
154
155
156
};

&can1 {
	status = "okay";
157
158
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can1_default>;
159
160
};

161
162
163
164
&dcc {
	status = "okay";
};

165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
&fpd_dma_chan1 {
	status = "okay";
};

&fpd_dma_chan2 {
	status = "okay";
};

&fpd_dma_chan3 {
	status = "okay";
};

&fpd_dma_chan4 {
	status = "okay";
};

&fpd_dma_chan5 {
	status = "okay";
};

&fpd_dma_chan6 {
	status = "okay";
};

&fpd_dma_chan7 {
	status = "okay";
};

&fpd_dma_chan8 {
	status = "okay";
};

&gem3 {
	status = "okay";
	phy-handle = <&phy0>;
	phy-mode = "rgmii-id";
201
202
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gem3_default>;
203
204
205
206
207
208
209
210
211
212
213
	mdio: mdio {
		#address-cells = <1>;
		#size-cells = <0>;
		phy0: ethernet-phy@21 {
			#phy-cells = <1>;
			compatible = "ethernet-phy-id2000.a231";
			reg = <21>;
			ti,rx-internal-delay = <0x8>;
			ti,tx-internal-delay = <0xa>;
			ti,fifo-depth = <0x1>;
			ti,dp83867-rxctrl-strap-quirk;
214
			reset-gpios = <&tca6416_u97 6 GPIO_ACTIVE_LOW>;
215
		};
216
217
218
219
220
	};
};

&gpio {
	status = "okay";
221
222
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpio_default>;
223
224
225
226
227
228
229
230
231
};

&gpu {
	status = "okay";
};

&i2c0 {
	status = "okay";
	clock-frequency = <400000>;
232
233
234
235
236
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c0_default>;
	pinctrl-1 = <&pinctrl_i2c0_gpio>;
	scl-gpios = <&gpio 14 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio 15 GPIO_ACTIVE_HIGH>;
237
238
239
240

	tca6416_u97: gpio@20 {
		compatible = "ti,tca6416";
		reg = <0x20>;
241
		gpio-controller; /* IRQ not connected */
242
		#gpio-cells = <2>;
243
244
245
		gpio-line-names = "PS_GTR_LAN_SEL0", "PS_GTR_LAN_SEL1", "PS_GTR_LAN_SEL2", "PS_GTR_LAN_SEL3",
				"PCI_CLK_DIR_SEL", "IIC_MUX_RESET_B", "GEM3_EXP_RESET_B",
				"", "", "", "", "", "", "", "", "";
246
		gtr-sel0-hog {
247
248
			gpio-hog;
			gpios = <0 0>;
249
			output-low; /* PCIE = 0, DP = 1 */
250
251
			line-name = "sel0";
		};
252
		gtr-sel1-hog {
253
254
255
256
257
			gpio-hog;
			gpios = <1 0>;
			output-high; /* PCIE = 0, DP = 1 */
			line-name = "sel1";
		};
258
		gtr-sel2-hog {
259
260
261
262
263
			gpio-hog;
			gpios = <2 0>;
			output-high; /* PCIE = 0, USB0 = 1 */
			line-name = "sel2";
		};
264
		gtr-sel3-hog {
265
266
267
268
269
270
271
			gpio-hog;
			gpios = <3 0>;
			output-high; /* PCIE = 0, SATA = 1 */
			line-name = "sel3";
		};
	};

272
	tca6416_u61: gpio@21 {
273
274
		compatible = "ti,tca6416";
		reg = <0x21>;
275
		gpio-controller; /* IRQ not connected */
276
		#gpio-cells = <2>;
277
278
279
280
		gpio-line-names = "VCCPSPLL_EN", "MGTRAVCC_EN", "MGTRAVTT_EN", "VCCPSDDRPLL_EN", "MIO26_PMU_INPUT_LS",
				"PL_PMBUS_ALERT", "PS_PMBUS_ALERT", "MAXIM_PMBUS_ALERT", "PL_DDR4_VTERM_EN",
				"PL_DDR4_VPP_2V5_EN", "PS_DIMM_VDDQ_TO_PSVCCO_ON", "PS_DIMM_SUSPEND_EN",
				"PS_DDR4_VTERM_EN", "PS_DDR4_VPP_2V5_EN", "", "";
281
282
	};

283
	i2c-mux@75 { /* u60 */
284
285
286
287
		compatible = "nxp,pca9544";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x75>;
288
		i2c@0 {
289
290
291
292
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
			/* PS_PMBUS */
293
			u76: ina226@40 { /* u76 */
294
				compatible = "ti,ina226";
295
				#io-channel-cells = <1>;
296
				label = "ina226-u76";
297
298
299
				reg = <0x40>;
				shunt-resistor = <5000>;
			};
300
			u77: ina226@41 { /* u77 */
301
				compatible = "ti,ina226";
302
				#io-channel-cells = <1>;
303
				label = "ina226-u77";
304
305
306
				reg = <0x41>;
				shunt-resistor = <5000>;
			};
307
			u78: ina226@42 { /* u78 */
308
				compatible = "ti,ina226";
309
				#io-channel-cells = <1>;
310
				label = "ina226-u78";
311
312
313
				reg = <0x42>;
				shunt-resistor = <5000>;
			};
314
			u87: ina226@43 { /* u87 */
315
				compatible = "ti,ina226";
316
				#io-channel-cells = <1>;
317
				label = "ina226-u87";
318
319
320
				reg = <0x43>;
				shunt-resistor = <5000>;
			};
321
			u85: ina226@44 { /* u85 */
322
				compatible = "ti,ina226";
323
				#io-channel-cells = <1>;
324
				label = "ina226-u85";
325
326
327
				reg = <0x44>;
				shunt-resistor = <5000>;
			};
328
			u86: ina226@45 { /* u86 */
329
				compatible = "ti,ina226";
330
				#io-channel-cells = <1>;
331
				label = "ina226-u86";
332
333
334
				reg = <0x45>;
				shunt-resistor = <5000>;
			};
335
			u93: ina226@46 { /* u93 */
336
				compatible = "ti,ina226";
337
				#io-channel-cells = <1>;
338
				label = "ina226-u93";
339
340
341
				reg = <0x46>;
				shunt-resistor = <5000>;
			};
342
			u88: ina226@47 { /* u88 */
343
				compatible = "ti,ina226";
344
				#io-channel-cells = <1>;
345
				label = "ina226-u88";
346
347
348
				reg = <0x47>;
				shunt-resistor = <5000>;
			};
349
			u15: ina226@4a { /* u15 */
350
				compatible = "ti,ina226";
351
				#io-channel-cells = <1>;
352
				label = "ina226-u15";
353
354
355
				reg = <0x4a>;
				shunt-resistor = <5000>;
			};
356
			u92: ina226@4b { /* u92 */
357
				compatible = "ti,ina226";
358
				#io-channel-cells = <1>;
359
				label = "ina226-u92";
360
361
362
363
				reg = <0x4b>;
				shunt-resistor = <5000>;
			};
		};
364
		i2c@1 {
365
366
367
368
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;
			/* PL_PMBUS */
369
			u79: ina226@40 { /* u79 */
370
				compatible = "ti,ina226";
371
				#io-channel-cells = <1>;
372
				label = "ina226-u79";
373
374
375
				reg = <0x40>;
				shunt-resistor = <2000>;
			};
376
			u81: ina226@41 { /* u81 */
377
				compatible = "ti,ina226";
378
				#io-channel-cells = <1>;
379
				label = "ina226-u81";
380
381
382
				reg = <0x41>;
				shunt-resistor = <5000>;
			};
383
			u80: ina226@42 { /* u80 */
384
				compatible = "ti,ina226";
385
				#io-channel-cells = <1>;
386
				label = "ina226-u80";
387
388
389
				reg = <0x42>;
				shunt-resistor = <5000>;
			};
390
			u84: ina226@43 { /* u84 */
391
				compatible = "ti,ina226";
392
				#io-channel-cells = <1>;
393
				label = "ina226-u84";
394
395
396
				reg = <0x43>;
				shunt-resistor = <5000>;
			};
397
			u16: ina226@44 { /* u16 */
398
				compatible = "ti,ina226";
399
				#io-channel-cells = <1>;
400
				label = "ina226-u16";
401
402
403
				reg = <0x44>;
				shunt-resistor = <5000>;
			};
404
			u65: ina226@45 { /* u65 */
405
				compatible = "ti,ina226";
406
				#io-channel-cells = <1>;
407
				label = "ina226-u65";
408
409
410
				reg = <0x45>;
				shunt-resistor = <5000>;
			};
411
			u74: ina226@46 { /* u74 */
412
				compatible = "ti,ina226";
413
				#io-channel-cells = <1>;
414
				label = "ina226-u74";
415
416
417
				reg = <0x46>;
				shunt-resistor = <5000>;
			};
418
			u75: ina226@47 { /* u75 */
419
				compatible = "ti,ina226";
420
				#io-channel-cells = <1>;
421
				label = "ina226-u75";
422
423
424
425
				reg = <0x47>;
				shunt-resistor = <5000>;
			};
		};
426
		i2c@2 {
427
428
429
430
431
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;
			/* MAXIM_PMBUS - 00 */
			max15301@a { /* u46 */
432
				compatible = "maxim,max15301";
433
434
435
				reg = <0xa>;
			};
			max15303@b { /* u4 */
436
				compatible = "maxim,max15303";
437
438
439
				reg = <0xb>;
			};
			max15303@10 { /* u13 */
440
				compatible = "maxim,max15303";
441
442
443
				reg = <0x10>;
			};
			max15301@13 { /* u47 */
444
				compatible = "maxim,max15301";
445
446
447
				reg = <0x13>;
			};
			max15303@14 { /* u7 */
448
				compatible = "maxim,max15303";
449
450
451
				reg = <0x14>;
			};
			max15303@15 { /* u6 */
452
				compatible = "maxim,max15303";
453
454
455
				reg = <0x15>;
			};
			max15303@16 { /* u10 */
456
				compatible = "maxim,max15303";
457
458
459
				reg = <0x16>;
			};
			max15303@17 { /* u9 */
460
				compatible = "maxim,max15303";
461
462
463
				reg = <0x17>;
			};
			max15301@18 { /* u63 */
464
				compatible = "maxim,max15301";
465
466
467
				reg = <0x18>;
			};
			max15303@1a { /* u49 */
468
				compatible = "maxim,max15303";
469
470
471
				reg = <0x1a>;
			};
			max15303@1d { /* u18 */
472
				compatible = "maxim,max15303";
473
474
475
				reg = <0x1d>;
			};
			max15303@20 { /* u8 */
476
				compatible = "maxim,max15303";
477
478
479
				status = "disabled"; /* unreachable */
				reg = <0x20>;
			};
480
			max20751@72 { /* u95 */
481
				compatible = "maxim,max20751";
482
483
				reg = <0x72>;
			};
484
			max20751@73 { /* u96 */
485
				compatible = "maxim,max20751";
486
487
488
489
490
491
492
493
494
495
				reg = <0x73>;
			};
		};
		/* Bus 3 is not connected */
	};
};

&i2c1 {
	status = "okay";
	clock-frequency = <400000>;
496
497
498
499
500
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1_default>;
	pinctrl-1 = <&pinctrl_i2c1_gpio>;
	scl-gpios = <&gpio 16 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio 17 GPIO_ACTIVE_HIGH>;
501

502
	/* PL i2c via PCA9306 - u45 */
503
	i2c-mux@74 { /* u34 */
504
505
506
507
		compatible = "nxp,pca9548";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x74>;
508
		i2c@0 {
509
510
511
512
513
514
515
516
517
518
519
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
			/*
			 * IIC_EEPROM 1kB memory which uses 256B blocks
			 * where every block has different address.
			 *    0 - 256B address 0x54
			 * 256B - 512B address 0x55
			 * 512B - 768B address 0x56
			 * 768B - 1024B address 0x57
			 */
520
			eeprom: eeprom@54 { /* u23 */
521
				compatible = "atmel,24c08";
522
523
524
				reg = <0x54>;
			};
		};
525
		i2c@1 {
526
527
528
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;
529
			si5341: clock-generator@36 { /* SI5341 - u69 */
530
				compatible = "silabs,si5341";
531
				reg = <0x36>;
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
				#clock-cells = <2>;
				#address-cells = <1>;
				#size-cells = <0>;
				clocks = <&ref48>;
				clock-names = "xtal";
				clock-output-names = "si5341";

				si5341_0: out@0 {
					/* refclk0 for PS-GT, used for DP */
					reg = <0>;
					always-on;
				};
				si5341_2: out@2 {
					/* refclk2 for PS-GT, used for USB3 */
					reg = <2>;
					always-on;
				};
				si5341_3: out@3 {
					/* refclk3 for PS-GT, used for SATA */
					reg = <3>;
					always-on;
				};
				si5341_4: out@4 {
					/* refclk4 for PS-GT, used for PCIE slot */
					reg = <4>;
					always-on;
				};
				si5341_5: out@5 {
					/* refclk5 for PS-GT, used for PCIE */
					reg = <5>;
					always-on;
				};
				si5341_6: out@6 {
					/* refclk6 PL CLK125 */
					reg = <6>;
					always-on;
				};
				si5341_7: out@7 {
					/* refclk7 PL CLK74 */
					reg = <7>;
					always-on;
				};
				si5341_9: out@9 {
					/* refclk9 used for PS_REF_CLK 33.3 MHz */
					reg = <9>;
					always-on;
				};
579
580
			};
		};
581
		i2c@2 {
582
583
584
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;
585
			si570_1: clock-generator@5d { /* USER SI570 - u42 */
586
587
588
589
590
591
				#clock-cells = <0>;
				compatible = "silabs,si570";
				reg = <0x5d>;
				temperature-stability = <50>;
				factory-fout = <300000000>;
				clock-frequency = <300000000>;
592
				clock-output-names = "si570_user";
593
594
			};
		};
595
		i2c@3 {
596
597
598
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;
599
			si570_2: clock-generator@5d { /* USER MGT SI570 - u56 */
600
601
602
603
604
605
				#clock-cells = <0>;
				compatible = "silabs,si570";
				reg = <0x5d>;
				temperature-stability = <50>; /* copy from zc702 */
				factory-fout = <156250000>;
				clock-frequency = <148500000>;
606
				clock-output-names = "si570_mgt";
607
608
			};
		};
609
		i2c@4 {
610
611
612
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <4>;
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
			si5328: clock-generator@69 {/* SI5328 - u20 */
				compatible = "silabs,si5328";
				reg = <0x69>;
				/*
				 * Chip has interrupt present connected to PL
				 * interrupt-parent = <&>;
				 * interrupts = <>;
				 */
				#address-cells = <1>;
				#size-cells = <0>;
				#clock-cells = <1>;
				clocks = <&refhdmi>;
				clock-names = "xtal";
				clock-output-names = "si5328";

				si5328_clk: clk0@0 {
					reg = <0>;
					clock-frequency = <27000000>;
				};
			};
633
634
635
636
		};
		/* 5 - 7 unconnected */
	};

637
	i2c-mux@75 {
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
		compatible = "nxp,pca9548"; /* u135 */
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x75>;

		i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
			/* HPC0_IIC */
		};
		i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;
			/* HPC1_IIC */
		};
		i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;
			/* SYSMON */
		};
661
		i2c@3 {
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;
			/* DDR4 SODIMM */
		};
		i2c@4 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <4>;
			/* SEP 3 */
		};
		i2c@5 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <5>;
			/* SEP 2 */
		};
		i2c@6 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <6>;
			/* SEP 1 */
		};
		i2c@7 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <7>;
			/* SEP 0 */
		};
	};
};

694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
&pinctrl0 {
	status = "okay";
	pinctrl_i2c0_default: i2c0-default {
		mux {
			groups = "i2c0_3_grp";
			function = "i2c0";
		};

		conf {
			groups = "i2c0_3_grp";
			bias-pull-up;
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};
	};

	pinctrl_i2c0_gpio: i2c0-gpio {
		mux {
			groups = "gpio0_14_grp", "gpio0_15_grp";
			function = "gpio0";
		};

		conf {
			groups = "gpio0_14_grp", "gpio0_15_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};
	};

	pinctrl_i2c1_default: i2c1-default {
		mux {
			groups = "i2c1_4_grp";
			function = "i2c1";
		};

		conf {
			groups = "i2c1_4_grp";
			bias-pull-up;
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};
	};

	pinctrl_i2c1_gpio: i2c1-gpio {
		mux {
			groups = "gpio0_16_grp", "gpio0_17_grp";
			function = "gpio0";
		};

		conf {
			groups = "gpio0_16_grp", "gpio0_17_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};
	};

	pinctrl_uart0_default: uart0-default {
		mux {
			groups = "uart0_4_grp";
			function = "uart0";
		};

		conf {
			groups = "uart0_4_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};

		conf-rx {
			pins = "MIO18";
			bias-high-impedance;
		};

		conf-tx {
			pins = "MIO19";
			bias-disable;
		};
	};

	pinctrl_uart1_default: uart1-default {
		mux {
			groups = "uart1_5_grp";
			function = "uart1";
		};

		conf {
			groups = "uart1_5_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};

		conf-rx {
			pins = "MIO21";
			bias-high-impedance;
		};

		conf-tx {
			pins = "MIO20";
			bias-disable;
		};
	};

	pinctrl_usb0_default: usb0-default {
		mux {
			groups = "usb0_0_grp";
			function = "usb0";
		};

		conf {
			groups = "usb0_0_grp";
			power-source = <IO_STANDARD_LVCMOS18>;
		};

		conf-rx {
			pins = "MIO52", "MIO53", "MIO55";
			bias-high-impedance;
810
811
			drive-strength = <12>;
			slew-rate = <SLEW_RATE_FAST>;
812
813
814
815
816
817
		};

		conf-tx {
			pins = "MIO54", "MIO56", "MIO57", "MIO58", "MIO59",
			       "MIO60", "MIO61", "MIO62", "MIO63";
			bias-disable;
818
819
			drive-strength = <4>;
			slew-rate = <SLEW_RATE_SLOW>;
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
		};
	};

	pinctrl_gem3_default: gem3-default {
		mux {
			function = "ethernet3";
			groups = "ethernet3_0_grp";
		};

		conf {
			groups = "ethernet3_0_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};

		conf-rx {
			pins = "MIO70", "MIO71", "MIO72", "MIO73", "MIO74",
									"MIO75";
			bias-high-impedance;
			low-power-disable;
		};

		conf-tx {
			pins = "MIO64", "MIO65", "MIO66", "MIO67", "MIO68",
									"MIO69";
			bias-disable;
			low-power-enable;
		};

		mux-mdio {
			function = "mdio3";
			groups = "mdio3_0_grp";
		};

		conf-mdio {
			groups = "mdio3_0_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
			bias-disable;
		};
	};

	pinctrl_can1_default: can1-default {
		mux {
			function = "can1";
			groups = "can1_6_grp";
		};

		conf {
			groups = "can1_6_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};

		conf-rx {
			pins = "MIO25";
			bias-high-impedance;
		};

		conf-tx {
			pins = "MIO24";
			bias-disable;
		};
	};

	pinctrl_sdhci1_default: sdhci1-default {
		mux {
			groups = "sdio1_0_grp";
			function = "sdio1";
		};

		conf {
			groups = "sdio1_0_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
			bias-disable;
		};

		mux-cd {
			groups = "sdio1_cd_0_grp";
			function = "sdio1_cd";
		};

		conf-cd {
			groups = "sdio1_cd_0_grp";
			bias-high-impedance;
			bias-pull-up;
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};

		mux-wp {
			groups = "sdio1_wp_0_grp";
			function = "sdio1_wp";
		};

		conf-wp {
			groups = "sdio1_wp_0_grp";
			bias-high-impedance;
			bias-pull-up;
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};
	};

	pinctrl_gpio_default: gpio-default {
		mux-sw {
			function = "gpio0";
			groups = "gpio0_22_grp", "gpio0_23_grp";
		};

		conf-sw {
			groups = "gpio0_22_grp", "gpio0_23_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};

		mux-msp {
			function = "gpio0";
			groups = "gpio0_13_grp", "gpio0_38_grp";
		};

		conf-msp {
			groups = "gpio0_13_grp", "gpio0_38_grp";
			slew-rate = <SLEW_RATE_SLOW>;
			power-source = <IO_STANDARD_LVCMOS18>;
		};

		conf-pull-up {
			pins = "MIO22", "MIO23";
			bias-pull-up;
		};

		conf-pull-none {
			pins = "MIO13", "MIO38";
			bias-disable;
		};
	};
};

960
&pcie {
961
	status = "okay";
962
963
};

964
965
966
967
968
969
970
&psgtr {
	status = "okay";
	/* pcie, sata, usb3, dp */
	clocks = <&si5341 0 5>, <&si5341 0 3>, <&si5341 0 2>, <&si5341 0 0>;
	clock-names = "ref0", "ref1", "ref2", "ref3";
};

971
972
973
974
&qspi {
	status = "okay";
	is-dual = <1>;
	flash@0 {
975
		compatible = "m25p80", "jedec,spi-nor"; /* 32MB */
976
977
978
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0x0>;
979
		spi-tx-bus-width = <4>;
980
981
		spi-rx-bus-width = <4>; /* FIXME also DUAL configuration possible */
		spi-max-frequency = <108000000>; /* Based on DC1 spec */
982
		partition@0 { /* for testing purpose */
983
984
985
			label = "qspi-fsbl-uboot";
			reg = <0x0 0x100000>;
		};
986
		partition@100000 { /* for testing purpose */
987
988
989
			label = "qspi-linux";
			reg = <0x100000 0x500000>;
		};
990
		partition@600000 { /* for testing purpose */
991
992
993
			label = "qspi-device-tree";
			reg = <0x600000 0x20000>;
		};
994
		partition@620000 { /* for testing purpose */
995
996
997
998
999
1000
			label = "qspi-rootfs";
			reg = <0x620000 0x5E0000>;
		};
	};
};

For faster browsing, not all history is shown. View entire blame