Skip to content
Snippets Groups Projects
  1. Apr 01, 2022
    • Clément Léger's avatar
      timer: atmel_tcb_timer: add atmel_tcb driver · 70fb1ae9
      Clément Léger authored
      
      Add a driver for the timer counter block that can be found on sama5d2.
      This driver will be used when booting under OP-TEE since the pit timer
      which is part of the SYSC is secured. Channel 1 & 2 are configured to
      be chained together which allows to have a 64bits counter.
      
      Reviewed-by: default avatarClaudiu Beznea <claudiu.beznea@microchip.com>
      Signed-off-by: default avatarClément Léger <clement.leger@bootlin.com>
      70fb1ae9
    • Eugen Hristev's avatar
      ARM: dts: at91: sama7g5/sama7g5ek: align with Linux DT · 746b7382
      Eugen Hristev authored
      
      Align the DT for sama7g5 SoC and sama7g5 EK board with Linux devicetree
      in version 5.18.
      
      Some things remain still different, due to some things yet unimplemented in
      certain drivers. These include in PMC, pinctrl, and others.
      
      Signed-off-by: default avatarEugen Hristev <eugen.hristev@microchip.com>
      Reviewed-by: default avatarTudor Ambarus <tudor.ambarus@microchip.com>
      746b7382
    • Eugen Hristev's avatar
      ARM: dts: at91: rename sama7g5ek.dts to at91-sama7g5ek.dts · 29641527
      Eugen Hristev authored
      
      In Linux this DT file is named at91-sama7g5ek.dts. Rename it accordingly.
      
      Signed-off-by: default avatarEugen Hristev <eugen.hristev@microchip.com>
      Reviewed-by: default avatarTudor Ambarus <tudor.ambarus@microchip.com>
      29641527
    • Mihai Sain's avatar
      board: at91: sama5d2: set blue led on at boot time · d05fc47b
      Mihai Sain authored
      
      Set blue led on at boot time in order to highlight that u-boot is loaded.
      This is done for all sama5d2 based boards which contain an RGB led.
      
      Signed-off-by: default avatarMihai Sain <mihai.sain@microchip.com>
      d05fc47b
    • Tudor Ambarus's avatar
      ARM: at91: sama7g5: Reset external devices at software reset · f206af80
      Tudor Ambarus authored
      
      sama7g5 and other SoCs (sama5d3, sam9x60) define in the Reset Controller
      a RSTC_CR.EXTRST bit that asserts the nrst_out pin which resets external
      devices.
      
      This is particular useful for external devices that are configured in
      stateful modes which can not be undone without reconfiguring the device
      or without resetting the device. An example is an SPI NOR flash that is
      configured in octal mode. The do_reset u-boot cmd does not call any
      driver's remove method, but merely resets the CPU. As the code was, this
      left the flash in octal mode, being impossible for the first stage boot
      loaders to recover/identify the flash after a "software reset".
      RSTC_CR.EXTRST comes in handy here, as it can be set at "software reset"
      to assert low the nrst_out pin during a time defined by the RSTC_MR.ERSTL
      field and reset the external devices (including the SPI NOR flash in the
      example).
      nrst_out is always asserted at "user reset" and it resets the external
      devices correctly. Asserting nrst_out at "software reset" should behave
      in a similar way. The only difference that I could find between the two
      types of resets in regards to the nrst_out signal, is that at "user reset"
      timing diagram the "Processor and Peripherals Reset Line" rises after six
      MD_SLCK cycles after the nrst_out line rose, while at the "software reset"
      timing diagram the "Processor and Peripherals Reset Line" is active for
      3 MD_SLCK cycles + 2 MCK cycles. In other words, in the "software reset"
      case the nrst_out signal can be active for a longer period of time than the
      "Processor and Peripherals Reset Line" active time, depending on the
      RSTC_MR.ERSTL value.
      Using the default value (zero) for RSTC_MR.ERSTL, worked just fine for the
      sama7g5 case. Tested QSPI0 and GMAC0/GMAC1 on sama7g5ek rev 4 after a
      software reset with RSTC_CR.EXTRST=1 and RSTC_MR.ERSTL=0.
      
      Signed-off-by: default avatarTudor Ambarus <tudor.ambarus@microchip.com>
      f206af80
    • Tudor Ambarus's avatar
      configs: Convert AT91RESET_EXTRST to Kconfig · af612ee4
      Tudor Ambarus authored
      
      Convert AT91RESET_EXTRST to Kconfig for easier integration. The symbol is
      not configurable from menuconfig, it will be automatically selected by SoCs
      that select it explicitly via the "select" directive.
      AT91RESET_EXTRST sets the Reset Controller's RSTC_CR.EXTRST bit which
      asserts the nrst_out pin that resets external devices.
      
      Signed-off-by: default avatarTudor Ambarus <tudor.ambarus@microchip.com>
      af612ee4
    • Tudor Ambarus's avatar
      ARM: at91: sama5d2: Enable the use of Galois Tables from ROM · 5576bb36
      Tudor Ambarus authored
      
      sama5d2 contains in its ROM memory BCH code tables for NAND Flash ECC
      correction. Enable the use of the GF tables defined in ROM. This should
      speed up the boot process, as the tables are no longer constructed at
      runtime. Tested with sama5d2-ptc-ek.
      
      Reported-by: default avatarDavid Mosberger-Tang <davidm@egauge.net>
      Signed-off-by: default avatarTudor Ambarus <tudor.ambarus@microchip.com>
      5576bb36
  2. Mar 28, 2022
  3. Mar 27, 2022
  4. Mar 26, 2022
Loading