Skip to content
Snippets Groups Projects
Select Git revision
  • next
  • master default
  • 2024-12-16-mmc
  • 2024-04-26-mmc
  • 2024-04-19-mmc
  • jaehoon-ci
  • 2023-07-18-mmc
  • 2023-04-10-mmc
  • 2023-03-09-mmc
  • 2022-10-24-mmc
  • 2022-09-11-WIP
  • 2022-06-15-mmc
  • peng-ci
  • testing
  • mmc-next
  • phylib
  • 2023-11-01-mmc
  • mmc-2023-01-31
  • mmc-2022-10-24
  • mmc-2022-2-9
  • mmc-2022-1-12
  • mmc-2021-10-29
  • mmc-2021-9-13
  • mmc-2021-9-10
  • mmc-2021-7-30
  • mmc-2021-6-22
  • nxp-imx-4-23-2021
  • nxp-imx-4-22-2021
  • nxp-imx-2021-4-6
  • mmc-2021-4-6
  • mmc-2021-2-19
  • mmc-2020-11-29
  • mmc-2020-11-16
  • mmc-2020-10-14
  • mmc-2020-10-12
  • mmc-2020-9-15
36 results
Search by author
  • Any Author
  • Jaehoon Chung Jaehoon Chung jaehoon.chung
  • Peng Fan Peng Fan peng.fan
  • Tom Rini Tom Rini trini
3 authors
  1. Nov 13, 2023
    • Patrice Chotard's avatar
      stm32mp2: initial support · 01a70199
      Patrice Chotard authored 
      Add initial support for STM32MP2 SoCs family.

SoCs information are available here :
https://www.st.com/content/st_com/en/campaigns/microprocessor-stm32mp2.html



Migrate all MP1 related code into stm32mp1/ directory
Create stm32mp2 directory dedicated for STM32MP2 SoCs.

Common code to MP1, MP13 and MP25 is kept into
arch/arm/mach-stm32/mach-stm32mp directory :
  - boot_params.c
  - bsec
  - cmd_stm32key
  - cmd_stm32prog
  - dram_init.c
  - syscon.c
  - ecdsa_romapi.c

For STM32MP2, it also :
  - adds memory region description needed for ARMv8 MMU.
  - enables early data cache before relocation.
    During the transition before/after relocation, the MMU, initially setup
    at the beginning of DDR, must be setup again at a correct address after
    relocation. This is done in enables_caches() by disabling cache, force
    arch.tlb_fillptr to NULL which will force the MMU to be setup again but
    with a new value for gd->arch.tlb_addr. gd->arch.tlb_addr has been
    updated after relocation in arm_reserve_mmu().

Signed-off-by: Patrice Chotard's avatarPatrice Chotard <patrice.chotard@foss.st.com>
Reviewed-by: Patrick Delaunay's avatarPatrick Delaunay <patrick.delaunay@foss.st.com>
      01a70199
  3. Nov 07, 2023
    • Tom Rini's avatar
      scsi: Forceably finish migration to DM_SCSI · b630f8b3
      Tom Rini authored 
      
The migration deadline for moving to DM_SCSI was v2023.04. A further
reminder was sent out in August 2023 to the remaining platforms that had
not migrated already, and that a few more over the line (or configs
deleted).

With this commit we:
- Rename CONFIG_DM_SCSI to CONFIG_SCSI.
- Remove all of the non-DM SCSI code. This includes removing other
  legacy symbols and code and removes some legacy non-DM AHCI code.
- Some platforms that had previously been DM_SCSI=y && SCSI=n are now
  fully migrated to DM_SCSI as a few corner cases in the code assumed
  DM_SCSI=y meant SCSI=y.

Signed-off-by: default avatarTom Rini <trini@konsulko.com>
      b630f8b3
    • Simon Glass's avatar
      sandbox: Disable CONFIG_DISTRO_DEFAULTS · 909b15ca
      Simon Glass authored and Tom Rini's avatar Tom Rini committed 
      
This is not used for sandbox, so drop it. Enable the things that it
controls to avoid dstrastic changes in the config settings for
sandbox builds.

The end result is that these are enabled:

   BOOTMETH_DISTRO
   BOOTSTD_DEFAULTS

and these are disabled:

   USE_BOOTCOMMAND
   BOOTCOMMAND (was "run distro_bootcmd")
   DISTRO_DEFAULTS

Note that the tools-only build has already disabled DISTRO_DEFAULTS
and BOOTSTD_FULL

Signed-off-by: Simon Glass's avatarSimon Glass <sjg@chromium.org>
Signed-off-by: default avatarTom Rini <trini@konsulko.com>
      909b15ca
  5. Nov 06, 2023
  7. Nov 03, 2023
  9. Nov 02, 2023
  11. Oct 31, 2023
  13. Oct 28, 2023
  15. Oct 27, 2023
  17. Oct 26, 2023
  19. Oct 24, 2023
  21. Oct 23, 2023
    • Tom Rini's avatar
      configs: Resync with savedefconfig · 4bb6f612
      Tom Rini authored 
      
Rsync all defconfig files using moveconfig.py

Signed-off-by: default avatarTom Rini <trini@konsulko.com>
      4bb6f612
    • Artur Rojek's avatar
      board: Add support for Conclusive KSTR-SAMA5D27 · 27347893
      Artur Rojek authored and Eugen Hristev's avatar Eugen Hristev committed 
      
Introduce support for Conclusive KSTR-SAMA5D27 Single Board Computer.

Co-developed-by: default avatarJakub Klama <jakub@conclusive.pl>
Signed-off-by: default avatarJakub Klama <jakub@conclusive.pl>
Co-developed-by: default avatarMarcin Jabrzyk <marcin@conclusive.pl>
Signed-off-by: default avatarMarcin Jabrzyk <marcin@conclusive.pl>
Signed-off-by: default avatarArtur Rojek <artur@conclusive.pl>
      27347893
    • John Clark's avatar
      board: rockchip: add FriendlyElec NanoPC-T6 rk3588 board · b0b80868
      John Clark authored and Kever Yang's avatar Kever Yang committed 
      
The NanoPC-T6 is a Rockchip RK3588 based SBC by FriendlyElec.

There are four variants depending on the DRAM size: 4G/32GB eMMC,
8G/64GB eMMC, 16G/16MB SPI NOR, and 16G/256GB eMMC/16MB SPI NOR

Specifications:
    CPU: Rockchip RK3588, 4x Cortex-A76 (up to 2.4GHz)
                        + 4x Cortex-A55 (up to 1.8GHz)
    GPU: Mali-G610 MP4
    VPU: 8K@60fps H.265 and VP9 decoder, 8K@30fps H.264 decoder,
         4K@60fps AV1 decoder, 8K@30fps H.264 and H.265 encoder
    NPU: 6TOPs, supports INT4/INT8/INT16/FP16
    RAM: 64-bit 4GB/8GB/16GB LPDDR4X at 2133MHz
    eMMC: 0GB/32GB/64GB/256GB HS400
    MicroSD Slot: MicroSD SDR104
    PCIe 3.0: M.2 M-Key x1, PCIe 3.0 x4 for NVMe SSDs up to 2,500 MB/s
    Ethernet: PCIe 2.5G 2x Ethernet (RTL8125BG)
    PCIe 2.1: M.2 E-Key x1, PCIe 2.1 x1 and USB2.0 Host,
              supports M.2 WiFi and Bluetooth
    4G Module: MiniPCIe x1, MicroSIM Card Slot x1
    Audio Out: 3.5mm jack for stereo headphone output
    Audio In: 2.0mm PH-2A connector for analog microphone input
    Video Input: standard HDMI input port, up to 4Kp60
    2x 4-lane MIPI-CSI, compatible with MIPI V1.2
    Video Output: 2x standard HDMI output ports compatible with HDMI2.1,
                  HDMI2.0, and HDMI1.4
    2x 4-lane MIPI-DSI, compatible with MIPI DPHY 2.0 or CPHY 1.1
    USB-A: USB 3.0, Type A
    USB-C: Full function USB Type‑C port, DP display up to 4Kp60, USB 3.0
    40-pin 2.54mm header connector: up to 2x SPIs, 6x UARTs, 1x I2Cs,
                                    8x PWMs, 2x I2Ss, 28x GPIOs
    Debug UART: 3 Pin 2.54mm header, 3V level, 1500000bps
    Onboard IR receiver: 38KHz carrier frequency
    RTC Battery: 2 Pin 1.27/1.25mm RTC battery connector for low power
                 RTC IC HYM8563TS
    5V Fan connector
    Working Temperature: 0C to 70C
    Power: 5.5*2.1mm DC Jack, 12VDC input
    Dimensions: 110x80x1.6mm (without case) / 86x114.5x30mm (with case)

Kernel commits:
893c17716d0c ("arm64: dts: rockchip: Add NanoPC T6")
a721e28dfad2 ("arm64: dts: rockchip: Add NanoPC T6 PCIe Ethernet support")
ac76b786cc37 ("arm64: dts: rockchip: Add NanoPC T6 PCIe e-key support")

Signed-off-by: default avatarJohn Clark <inindev@gmail.com>
Reviewed-by: Kever Yang's avatarKever Yang <kever.yang@rock-chips.com>
      b0b80868
    • Jonas Karlman's avatar
      rockchip: rk3568-radxa-e25: Enable pcie3x1 node · de7f4bb1
      Jonas Karlman authored and Kever Yang's avatar Kever Yang committed 
      
Enable mini PCIe slot, pcie3x1 node, now that the PCIe PHY driver
support bifurcation.

A pinctrl is assigned for reset-gpios or the device may freeze running
pci enum and nothing is connected to the mini PCIe slot.

Also drop the AHCI_PCI Kconfig option as this option is not required for
a functional M.2 SATA drive slot.

Signed-off-by: default avatarJonas Karlman <jonas@kwiboo.se>
Reviewed-by: Kever Yang's avatarKever Yang <kever.yang@rock-chips.com>
      de7f4bb1
    • André Przywara's avatar
      sunxi: add MangoPi MQ-R board support · fa066df6
      André Przywara authored 
      
The MangoPi MQ-R board uses an Allwinner T113s Soc (with 128MB of
embedded DRAM), support for which was just added to the code.

Since the devicetree was already synced from the latest Linux kernel
tree, all we need is a _defconfig file to add support for the board.

Signed-off-by: default avatarAndre Przywara <andre.przywara@arm.com>
      fa066df6
  23. Oct 22, 2023
    • André Przywara's avatar
      sunxi: remove CONFIG_MACPWR · 5ad98c57
      André Przywara authored 
      
The CONFIG_MACPWR Kconfig symbol is used to point to a GPIO that enables
the power for the Ethernet "MAC" (mostly PHY, really).
In the DT this is described with the phy-supply property in the MAC DT
node, pointing to a (GPIO controlled) regulator. Since we need Ethernet
only in U-Boot proper, and use a DM driver there, we should use the DT
instead of hardcoding this.

Add code to the sun8i_emac and sunxi_emac drivers to check the DT for
that regulator and enable it, at probe time. Then drop the current code
from board.c, which was doing that job before.
This allows us to remove the MACPWR Kconfig definition and the respective
values from the defconfigs.

Signed-off-by: default avatarAndre Przywara <andre.przywara@arm.com>
Reviewed-by: default avatarSam Edwards <CFSworks@gmail.com>
      5ad98c57
    • André Przywara's avatar
      sunxi: remove CONFIG_SATAPWR · ae79c1d0
      André Przywara authored 
      
The CONFIG_SATAPWR Kconfig symbol was used to point to a GPIO that
enables the power for a SATA harddisk.
In the DT this is described with the target-supply property in the AHCI
DT node, pointing to a (GPIO controlled) regulator. Since we need SATA
only in U-Boot proper, and use a DM driver for AHCI there, we should use
the DT instead of hardcoding this.

Add code to the sunxi AHCI driver to check the DT for that regulator and
enable it, at probe time. Then drop the current code from board.c, which
was doing that job before.
This allows us to remove the SATAPWR Kconfig definition and the
respective values from the defconfigs.
We also select the generic fixed regulator driver, which handles those
GPIO controlled regulators.

Please note that the OrangePi Plus is a bit special here, it's a H3
board without native SATA, but with a USB-to-SATA bridge. The DT models
the SATA power via a VBUS supply regulator, which we don't parse yet in
the USB PHY driver. Use the hardcoded CONFIG_USB3_VBUS_PIN for that
board meanwhile.

Signed-off-by: default avatarAndre Przywara <andre.przywara@arm.com>
Reviewed-by: default avatarSam Edwards <CFSworks@gmail.com>
Reviewed-by: default avatarSamuel Holland <samuel@sholland.org>
      ae79c1d0
  25. Oct 20, 2023
  27. Oct 19, 2023

Imprint & Privacy Policy