Skip to content
Snippets Groups Projects
Commit ffdc71bc authored by Bin Meng's avatar Bin Meng Committed by Leo Yu-Chi Liang
Browse files

Revert "riscv: cpu: fu740: clear feature disable CSR"


This reverts commit bc8bbb77.

This commit breaks U-Boot booting on SiFive Unleashed board, as
there is no such CSR on U54 core.

Signed-off-by: Bin Meng's avatarBin Meng <bmeng.cn@gmail.com>
Reviewed-by: default avatarLeo Yu-Chi Liang <ycliang@andestech.com>
parent cc25f346
No related branches found
No related tags found
No related merge requests found
Pipeline #7504 passed
......@@ -6,9 +6,6 @@
#include <dm.h>
#include <log.h>
#include <asm/csr.h>
#define CSR_U74_FEATURE_DISABLE 0x7c1
int spl_soc_init(void)
{
......@@ -24,15 +21,3 @@ int spl_soc_init(void)
return 0;
}
void harts_early_init(void)
{
/*
* Feature Disable CSR
*
* Clear feature disable CSR to '0' to turn on all features for
* each core. This operation must be in M-mode.
*/
if (CONFIG_IS_ENABLED(RISCV_MMODE))
csr_write(CSR_U74_FEATURE_DISABLE, 0);
}
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment