Skip to content
Snippets Groups Projects
  1. Feb 26, 2021
  2. Feb 25, 2021
  3. Feb 24, 2021
  4. Feb 23, 2021
    • Tom Rini's avatar
      Merge tag 'xilinx-for-v2021.04-rc3' of https://gitlab.denx.de/u-boot/custodians/u-boot-microblaze · cbe607b9
      Tom Rini authored
      Xilinx changes for v2021.04-rc3
      
      qspi:
      - Support for dual/quad mode
      - Fix speed handling
      
      clk:
      - Add clock enable function for zynq/zynqmp/versal
      
      gem:
      - Enable clock for Versal
      - Fix error path
      - Fix mdio deregistration path
      
      fpga:
      - Fix buffer alignment for ZynqMP
      
      xilinx:
      - Fix reset reason clearing in ZynqMP
      - Show silicon version in SPL for Zynq/ZynqMP
      - Fix DTB selection for ZynqMP
      - Rename zc1275 to zcu1275 to match DT name
      cbe607b9
Loading