- Jan 20, 2020
-
-
Add pinmux for sdhci1 node connected to the SD card. Signed-off-by:
Faiz Abbas <faiz_abbas@ti.com> Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com> -
voltage-ranges properties are NOP. Remove them. Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com> -
Add Support for writing to PHY registers for J721e. There are number of differences between the J721e 8 bit PHY, J721e 4 bit PHY and AM654 PHY. Create a driver_data structure with an ops and flags field and use the flags field to indicate these differences. The differences are as follows: 1. The J721e 4 bit instance PHY does not have a DLL. Introduce a DLL_PRESENT flag to make sure that DLL related registers are accessed only where they are present. Also add a separate set_ios_post() callback. 2. The J721e 8 bit instance is not muxed with anything else inside the SoC and hence the IOMUX_ENABLE filed does not exist. Add a flag which is used to indicate the presence of this field. 3. The register field used to select DLL frequency is 3 bit wide in J721e as compared to 2 bits in AM65x. Add another flag that distinguishes these fields. 4. The strobe select field is 8 bit wide as compared to 4 bit wide for AM65x. Add yet another flag to indicate this difference. Strobe select is used only for HS400 speed mode, support for which has not been added in AM65x. Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com> -
Get clk_xin by name instead of by index to avoid having to put clocks in the same order in all devices. Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com> -
Cast pointers properly so as to avoid warnings when driver is built for 32 bit platforms Signed-off-by:
Vignesh Raghavendra <vigneshr@ti.com> Reviewed-by:
Grygorii Strashko <grygorii.strashko@ti.com> Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com> -
UDMA always expects 64 bit address pointer of the transfer descriptor in the Ring. But on 32 bit cores like R5, pointer is always 32 bit in size. Therefore copy over 32 bit pointer value to 64 bit variable before pushing it over to the ring, so that upper 32 bits are 0s. Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com> -
Exposed ring mode works well with 32 bit and 64 bit cores without need for Proxies for 32 bit cores. Therefore switch to exposed ring mode. Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com> -
Fix up the debug prints that were dumping state of TCHAN RT registers to use tchan for MEM_TO_DEV transfers. Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com> -
Remove redundant coherency checks before calling cache ops in UDMA driver. This is now handled in arch specific cache operation implementation based on Kconfig option Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com> -
Instead of looking getting reference to SYSFW device using name which is not guaranteed to be constant, use phandle supplied in the DT node to get reference to SYSFW Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com> -
Flush caches when pushing an element to ring and invalidate caches when popping an element from ring in Exposed Ring mode. Otherwise DMA transfers don't work properly in R5 SPL (with caches enabled) where the core is not in coherency domain. Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com> -
On K3 SoCs, DMA channels are shared across multiple entities, therefore U-Boot DMA driver needs to query resource range from centralised resource management controller i.e SystemFirmware and use DMA channels allocated for A72 host. Add support for the same. Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com> -
Import few basic bitmap functions (bitmap_{weight,fill,set,clear,or}()) and their dependencies from Linux. These are required for upcoming DMA resource allocation support for TI's K3 SoCs. Signed-off-by:Lokesh Vutla <lokeshvutla@ti.com> -
The TI AM43xx platform has DM_ETH and OF_CONTROL enabled, so remove networking platform code. Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com>
Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com> -
The DRA7 has DM_ETH and OF_CONTROL enabled, so remove networking platform code. Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com>
Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com> -
Currently, the da850-lcdk uses SPL_OF_PLATDATA and manually loads the necessary source code instead of using the auto-generated, because the drivers don't properly autogenerate the code. This patch simply enables the various device tree options to mimic the da850-evm which doesn't need or use OF_PLATDATA for device tree support. It does not disable OF_PLATDATA. Signed-off-by:
Adam Ford <aford173@gmail.com> Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com> -
The CORE_TEMP_SENSOR_MPU register gives a raw adc value which needs to be indexed into a lookup table to get the actual temperature. Fix the naming and datatype of the adc value variable. Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com> -
Enable USB host and device related configs. Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com> -
J721e has two instances of Cadence USB3 controller. Add DT nodes for the same. USB0 is configured to device mode and USB1 is configured to host mode. For now only high speed mode is supported. Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com> -
Setup env variables for updating firmwares on eMMC/OSPI/MMC via DFU Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com>
-
- Jan 17, 2020
-
-
Tom Rini authored
- Add support and tests for AES192 and AES256
-
This commit add to u-boot the support to decrypt fit image encrypted with aes. The FIT image contains the key name and the IV name. Then u-boot look for the key and IV in his device tree and decrypt images before moving to the next stage. Signed-off-by:Philippe Reynes <philippe.reynes@softathome.com>
-
This commit add the support of encrypting image with aes in mkimage. To enable the ciphering, a node cipher with a reference to a key and IV (Initialization Vector) must be added to the its file. Then mkimage add the encrypted image to the FIT and add the key and IV to the u-boot device tree. Signed-off-by: -
This commit add test unit for aes196 and aes256. Signed-off-by:
Simon Glass <sjg@chromium.org>
-
This commit add test unit for aes128. Signed-off-by:
-
Until now, we only support aes128. This commit add the support of aes192 and aes256. Signed-off-by:
-
In the code, we use the size of the key for the size of the block. It's true when the key is 128 bits, but it become false for key of 192 bits and 256 bits. So to prepare the support of aes192 and 256, we introduce a constant for the iaes block size. Signed-off-by:
-
- Jan 16, 2020
-
-
https://gitlab.denx.de/u-boot/custodians/u-boot-mmcTom Rini authored
- Cleanup of fsl_esdhc driver together with arch/defconfig change - Add quirk for APP_CMD retry
-
https://gitlab.denx.de/u-boot/custodians/u-boot-marvellTom Rini authored
- Clearfog: Fix SD booting (Baruch) - Misc updates to MMC handling in SPL to support booting from main data partition (vs hardware boot partition) on MVEBU (Baruch)
-
https://gitlab.denx.de/u-boot/custodians/u-boot-microblazeTom Rini authored
Xilinx/FPGA changes for v2020.04 ARM64: - Add INIT_SPL_RELATIVE dependency SPL: - FIT image fix - Enable customization of bl2_plat_get_bl31_params() Pytest: - Add test for octal/hex conversions Microblaze: - Fix manual relocation for one SPI instance Nand: - Convert zynq/zynqmp drivers to DM Xilinx: - Enable boot script location via Kconfig - Support OF_SEPARATE in board FDT selection - Remove low level uart setup it is done later by code - Add support for DEVICE_TREE variable passing for SPL Zynq: - Enable jtag boot mode via distro boot - Removing unused baseaddresses from hardware.h - DT fixups ZynqMP: - Fix emmc boot sequence - Simplify spl logic around bss and board_init_r() - Support psu_post_config_data() calling - Tune mini-nand DTS - Fix psu wiring for a2197 boards - Add runtime MMC device boot order filling in spl - Clear ATF handoff handling with custom bl2_plat_get_bl31_params() - Add support u-boot.its generation - Use single image configuration for all platforms - Enable PANIC_HANG via Kconfig - DT fixups - Firmware fixes - Add support for zcu208 and zcu1285 Versal: - Fix emmc boot sequence - Enable board_late_init() by default
-
Tom Rini authored
- MediaTek improvements - Some generic clk improvements - A few assorted bugfixes
-
This patch add CONFIG_TARGET_MT7623 into mt7623n_bpir2_defconfig to fix the mt7623 compile error after building others mediatek target platform Signed-off-by:
Sam Shih <sam.shih@mediatek.com> Reviewed-by:
Ryder Lee <ryder.lee@mediatek.com>
-
This patch move u-boot properties to -u-boot.dtsi file. Signed-off-by:
-
This adds a general board file based on MT7622 SoCs from MediaTek. This commit is adding the basic boot support for the MT7622 rfb. Signed-off-by:
Frank Wunderlich <frank-w@public-files.de>
-
This patch add mmc and sd support for Mediatek MT7622 SoCs Signed-off-by:
-
This patch add power domain support for Mediatek MT7622 SoCs Signed-off-by:
-
This patch fix clock-rate overflow problem in mediatek clock driver common part. Signed-off-by:
-
This patch add clock driver for MediaTek MT7622 SoC. Signed-off-by:
-
Due to the pinctrl hardware of MT7622 is difference from others SoC which using the common part of mediatek pinctrl. So we need to modify the common part of mediatek pinctrl. Signed-off-by:
-
This patch add Pinctrl driver for MediaTek MT7622 SoC. Signed-off-by:
-
